{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,17]],"date-time":"2025-12-17T08:32:26Z","timestamp":1765960346317,"version":"3.40.3"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031661457"},{"type":"electronic","value":"9783031661464"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T00:00:00Z","timestamp":1722470400000},"content-version":"vor","delay-in-days":213,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"abstract":"<jats:title>Abstract<\/jats:title><jats:p>The continuously rising number of cores per socket puts a growing demand on on-chip interconnects. The topology of these interconnects are largely kept hidden from the user, yet, they can be the source of measurable performance differences for large many-core processors due to core placement on that interconnect. This paper investigates the ARM Coherent Mesh Network (CMN) on an Ampere Altra Max processor. We provide novel insights into the interconnect by experimentally deriving key information on the CMN topology, such as the position of cores or memory and cache controllers. Based on this insight, we evaluate the performance characteristics of several benchmarks and tune the thread-to-core mapping to improve application performance. Our methodology is directly applicable to all ARM-based processors using the ARM CMN, but in principle applies to all mesh-based on-chip networks.<\/jats:p>","DOI":"10.1007\/978-3-031-66146-4_15","type":"book-chapter","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:02:49Z","timestamp":1722531769000},"page":"221-235","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Exploring the\u00a0ARM Coherent Mesh Network Topology"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-3124-5364","authenticated-orcid":false,"given":"Philipp A.","family":"Friese","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9013-435X","authenticated-orcid":false,"given":"Martin","family":"Schulz","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,8,1]]},"reference":[{"key":"15_CR1","unstructured":"Multiplexing and scaling events (2023). https:\/\/perf.wiki.kernel.org\/index.php\/Tutorial#multiplexing_and_scaling_events"},{"key":"15_CR2","unstructured":"Arm Limited: Arm\u00aeCoreLink\u2122CMN-600 Coherent Mesh Network Technical Reference Manual (2020)"},{"key":"15_CR3","unstructured":"Arm Limited: Arm\u00aedynamiq\u2122shared unit technical reference manual (2023)"},{"issue":"5","key":"15_CR4","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1145\/563647.563656","volume":"29","author":"JM Bull","year":"2001","unstructured":"Bull, J.M., O\u2019Neill, D.: A microbenchmark suite for OpenMP 2.0. ACM SIGARCH Comput. Archit. News 29(5), 41\u201348 (2001)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"15_CR5","doi-asserted-by":"crossref","unstructured":"Cho, H.: Know your neighbor: physically locating Xeon processor cores on the core tile grid. In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1521\u20131526. IEEE (2022)","DOI":"10.23919\/DATE54114.2022.9774708"},{"key":"15_CR6","doi-asserted-by":"crossref","unstructured":"Horro, M., Kandemir, M.T., Pouchet, L.N., Rodr\u00edguez, G., Touri\u00f1o, J.: Effect of distributed directories in mesh interconnects. In: Proceedings of the 56th Annual Design Automation Conference 2019, pp. 1\u20136 (2019)","DOI":"10.1145\/3316781.3317808"},{"key":"15_CR7","doi-asserted-by":"crossref","unstructured":"Kandemir, M.T., Akbulut, G.G., Choi, W., Karakoy, M.: Architecture-aware currying. In: 2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 250\u2013264. IEEE (2023)","DOI":"10.1109\/PACT58117.2023.00029"},{"key":"15_CR8","doi-asserted-by":"crossref","unstructured":"Karlin, I., Keasler, J., Neely, R.: Lulesh 2.0 updates and changes. Technical report. LLNL-TR-641973 (2013)","DOI":"10.2172\/1090032"},{"key":"15_CR9","doi-asserted-by":"crossref","unstructured":"Katevenis, G., Ploumidis, M., Marazakis, M.: Impact of cache coherence on the performance of shared-memory based MPI primitives: a case study for broadcast on intel Xeon scalable processors. In: Proceedings of the 52nd International Conference on Parallel Processing, pp. 295\u2013305 (2023)","DOI":"10.1145\/3605573.3605616"},{"key":"15_CR10","unstructured":"Kernel Development Community: Arm coherent mesh network PMU. https:\/\/www.kernel.org\/doc\/html\/v6.7\/admin-guide\/perf\/arm-cmn.html"},{"key":"15_CR11","unstructured":"McCalpin, J.D.: STREAM: sustainable memory bandwidth in high performance computers. Technical report, University of Virginia, Charlottesville, Virginia (1991\u20132007). http:\/\/www.cs.virginia.edu\/stream\/, a continually updated technical report"},{"key":"15_CR12","unstructured":"Viennot, N.: core-to-core-latency (2024). https:\/\/github.com\/nviennot\/core-to-core-latency"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-66146-4_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:08:27Z","timestamp":1722532107000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-66146-4_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031661457","9783031661464"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-66146-4_15","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"1 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Potsdam","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 May 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 May 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}