{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T13:04:33Z","timestamp":1742994273497,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031661457"},{"type":"electronic","value":"9783031661464"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-66146-4_16","type":"book-chapter","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:02:49Z","timestamp":1722531769000},"page":"236-248","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Comparison of\u00a0a\u00a0Binary Signed-Digit Adder with\u00a0Conventional Binary Adder Circuits on\u00a0Layout Level"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0002-6515-4724","authenticated-orcid":false,"given":"Johannes","family":"Kliemt","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2754-7287","authenticated-orcid":false,"given":"Markus","family":"Fritscher","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6077-4732","authenticated-orcid":false,"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,1]]},"reference":[{"key":"16_CR1","doi-asserted-by":"publisher","unstructured":"Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. EC-10(3), 389\u2013400 (1961). https:\/\/doi.org\/10.1109\/TEC.1961.5219227","DOI":"10.1109\/TEC.1961.5219227"},{"key":"16_CR2","unstructured":"Mor\u00e1n, J., Rios, I., Meneses, J.: Signed digit arithmetic on FPGAs. In: Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs, Abingdon EE &CS Books, Oxford, UK, pp. 250\u2013261 (1994)"},{"key":"16_CR3","doi-asserted-by":"publisher","unstructured":"Turner, L.E., Graumann, P.J.W., Gibb, S.G.: Bit-serial FIR filters with CSD coefficients for FPGAs. In: Moore, W., Luk, W. (eds.), Field-Programmable Logic and Applications, LNCS, vol. 975, p. 311320, Springer, Berlin (1995). https:\/\/doi.org\/10.1007\/3-540-60294-1_125.","DOI":"10.1007\/3-540-60294-1_125."},{"key":"16_CR4","doi-asserted-by":"publisher","unstructured":"Schneider, K., Willenbucher, A.: A new algorithm for carry-free addition of binary signed-digit numbers. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, Boston, MA, USA, pp. 44\u201351. IEEE, May 2014. https:\/\/doi.org\/10.1109\/FCCM.2014.24","DOI":"10.1109\/FCCM.2014.24"},{"key":"16_CR5","doi-asserted-by":"publisher","unstructured":"Cardarilli, G.C., Pontarelli, S., Re, M., Salsano, A.: On the use of signed digit arithmetic for the new 6-inputs LUT based FPGAs. In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems, Saint Julian\u2019s, Malta, pp. 602\u2013605. IEEE, August 2008. https:\/\/doi.org\/10.1109\/ICECS.2008.4674925","DOI":"10.1109\/ICECS.2008.4674925"},{"issue":"09","key":"16_CR6","doi-asserted-by":"publisher","first-page":"2050136","DOI":"10.1142\/S0218126620501364","volume":"29","author":"Y Tanaka","year":"2020","unstructured":"Tanaka, Y., Suzuki, Y., Wei, S.: Novel binary signed-digit addition algorithm for FPGA implementation. J. Circ. Syst. Comput. SYST COMP 29(09), 2050136 (2020). https:\/\/doi.org\/10.1142\/S0218126620501364","journal-title":"J. Circ. Syst. Comput. SYST COMP"},{"key":"16_CR7","doi-asserted-by":"publisher","first-page":"43684","DOI":"10.1109\/ACCESS.2021.3063238","volume":"9","author":"M Reichenbach","year":"2021","unstructured":"Reichenbach, M., Kn\u00f6dtel, J., Rachuj, S., Fey, D.: RISC-V3: A RISC-V compatible CPU with a data path based on redundant number systems. IEEE Access 9, 43684\u201343700 (2021). https:\/\/doi.org\/10.1109\/ACCESS.2021.3063238","journal-title":"IEEE Access"},{"key":"16_CR8","unstructured":"Ercegovac, M.D., Lang, T.: Digital Arithmetic, Section 2.12, pp. 97-112, Morgan Kaufmann Publishers (2004). ISBN: 1-55860-798-6"},{"issue":"8","key":"16_CR9","first-page":"3811","volume":"23","author":"A Weinberger","year":"1981","unstructured":"Weinberger, A.: 4:2 carry-save adder module. IBM Tech. Discl. Bull. 23(8), 3811\u20133814 (1981)","journal-title":"IBM Tech. Discl. Bull."},{"issue":"1","key":"16_CR10","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/12.46283","volume":"39","author":"B Parhami","year":"1990","unstructured":"Parhami, B.: Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans. Comput. 39(1), 89\u201398 (1990). https:\/\/doi.org\/10.1109\/12.46283","journal-title":"IEEE Trans. Comput."},{"key":"16_CR11","doi-asserted-by":"crossref","unstructured":"Jaberipur, G., Parhami, B., Ghodsi, M.: An efficient universal addition scheme for all hybrid-redundant representations with weighted bit-set encoding. J. VLSI Sig. Process. Syst. Sig. Image Video Technol. 42(2), 149\u2013158 (2006)","DOI":"10.1007\/s11265-005-4177-6"},{"issue":"5","key":"16_CR12","doi-asserted-by":"publisher","first-page":"541","DOI":"10.1109\/TC.2006.79","volume":"55","author":"P Kornerup","year":"2006","unstructured":"Kornerup, P., Muller, J.-M.: Leading guard digits in finite precision redundant representations. IEEE Trans. Comput. 55(5), 541\u2013548 (2006). https:\/\/doi.org\/10.1109\/TC.2006.79","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"16_CR13","doi-asserted-by":"publisher","first-page":"1502","DOI":"10.1109\/TC.2014.2329678","volume":"64","author":"P Kornerup","year":"2015","unstructured":"Kornerup, P.: Reviewing high-radix signed-digit adders. IEEE Trans. Comput. 64(5), 1502\u20131505 (2015). https:\/\/doi.org\/10.1109\/TC.2014.2329678","journal-title":"IEEE Trans. Comput."}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-66146-4_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:06:25Z","timestamp":1722531985000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-66146-4_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031661457","9783031661464"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-66146-4_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"1 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Potsdam","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 May 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 May 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}