{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,8]],"date-time":"2025-10-08T15:31:15Z","timestamp":1759937475096,"version":"3.40.3"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031661457"},{"type":"electronic","value":"9783031661464"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-66146-4_17","type":"book-chapter","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:02:49Z","timestamp":1722531769000},"page":"251-265","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Case Studies on\u00a0the\u00a0Impact and\u00a0Challenges of\u00a0Heterogeneous NUMA Architectures for\u00a0HPC"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-6660-4347","authenticated-orcid":false,"given":"Lilia","family":"Zaourar","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5229-785X","authenticated-orcid":false,"given":"Mohamed","family":"Benazouz","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7237-1420","authenticated-orcid":false,"given":"Ayoub","family":"Mouhagir","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0382-7743","authenticated-orcid":false,"given":"Carlos","family":"Falquez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1319-6404","authenticated-orcid":false,"given":"Antoni","family":"Portero","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6973-4120","authenticated-orcid":false,"given":"Nam","family":"Ho","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0748-7264","authenticated-orcid":false,"given":"Estela","family":"Suarez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0224-5808","authenticated-orcid":false,"given":"Polydoros","family":"Petrakis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4768-3289","authenticated-orcid":false,"given":"Manolis","family":"Marazakis","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8319-7491","authenticated-orcid":false,"given":"Francesco","family":"Sgherzi","sequence":"additional","affiliation":[]},{"given":"Ivan","family":"Fernandez","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4466-8948","authenticated-orcid":false,"given":"Romain","family":"Dolbeau","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7296-7817","authenticated-orcid":false,"given":"Dirk","family":"Pleiter","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,1]]},"reference":[{"key":"17_CR1","unstructured":"ACPI HMAT. https:\/\/uefi.org\/htmlspecs\/ACPI_Spec_6_4_html\/05_ACPI_Software_Programming_Model\/ACPI_Software_Programming_Model.html"},{"key":"17_CR2","unstructured":"ARM. Neoverse CMN-650 Technical Reference manual (2023). https:\/\/developer.arm.com\/documentation\/101481\/0200?lang=en"},{"key":"17_CR3","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Pal Singh,J., Li, K.: The parsec benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 72\u201381 (2008)","DOI":"10.1145\/1454115.1454128"},{"key":"17_CR4","unstructured":"Cantalupo, C., Venkatesan, V., Hammond, J., Czurlyo, K., Hammond, S.D.: Memkind: an extensible heap memory manager for heterogeneous memory platforms and mixed memory policies. Technical report, Sandia National Lab.(SNL-NM), Albuquerque, NM, USA (2015)"},{"key":"17_CR5","doi-asserted-by":"crossref","unstructured":"Charif, A., Busnot, G., Mameesh, R., Sassolas, T., Ventroux, N.: Fast virtual prototyping for embedded computing systems design and exploration. In: Proceedings of the Rapid Simulation and Performance Evaluation: Methods and Tools, RAPIDO 2019, pp. 1\u20138. Association for Computing Machinery (2019)","DOI":"10.1145\/3300189.3300192"},{"issue":"2","key":"17_CR6","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.jocs.2011.01.004","volume":"2","author":"C Feichtinger","year":"2011","unstructured":"Feichtinger, C., Donath, S., K\u00f6stler, H., G\u00f6tz, J., R\u00fcde, U.: WaLBerla: HPC software design for computational engineering simulations. J. Comput. Sci. 2(2), 105\u2013112 (2011)","journal-title":"J. Comput. Sci."},{"issue":"2","key":"17_CR7","doi-asserted-by":"publisher","first-page":"6","DOI":"10.1109\/MM.2014.10","volume":"34","author":"P Hammarlund","year":"2014","unstructured":"Hammarlund, P., et al.: Haswell: the fourth-generation intel core processor. IEEE Micro 34(2), 6\u201320 (2014)","journal-title":"IEEE Micro"},{"key":"17_CR8","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"210","DOI":"10.1007\/978-3-319-30695-7_16","volume-title":"Architecture of Computing Systems \u2013 ARCS 2016","author":"J Hofmann","year":"2016","unstructured":"Hofmann, J., Fey, D., Eitzinger, J., Hager, G., Wellein, G.: Analysis of intel\u2019s Haswell microarchitecture using the ECM model and microbenchmarks. In: Hannig, F., Cardoso, J.M.P., Pionteck, T., Fey, D., Schr\u00f6der-Preikschat, W., Teich, J. (eds.) ARCS 2016. LNCS, vol. 9637, pp. 210\u2013222. Springer, Cham (2016). https:\/\/doi.org\/10.1007\/978-3-319-30695-7_16"},{"key":"17_CR9","doi-asserted-by":"crossref","unstructured":"Jebali, F., Matoussi, O., Wicaksana, A., Charif, A., Zaourar, L.: Decoupling processor and memory hierarchy simulators for efficient design space exploration. In: System Engineering for Constrained Embedded Systems, pp. 47\u201352 (2022)","DOI":"10.1145\/3522784.3522796"},{"issue":"2","key":"17_CR10","doi-asserted-by":"publisher","first-page":"66","DOI":"10.1109\/MM.2003.1196116","volume":"23","author":"CN Keltcher","year":"2003","unstructured":"Keltcher, C.N., McGrath, K.J., Ahmed, A., Conway, P.: The AMD opteron processor for multiprocessor servers. IEEE Micro 23(2), 66\u201376 (2003)","journal-title":"IEEE Micro"},{"key":"17_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"483","DOI":"10.1007\/978-3-030-22750-0_41","volume-title":"Computational Science \u2013 ICCS 2019","author":"R Laso","year":"2019","unstructured":"Laso, R., Rivera, F.F., Cabaleiro, J.C.: Influence of architectural features of the SNC-4 mode of the intel xeon phi KNL on matrix multiplication. In: Rodrigues, J.M.F., et al. (eds.) ICCS 2019, Part V. LNCS, vol. 11540, pp. 483\u2013490. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-22750-0_41"},{"issue":"2","key":"17_CR12","doi-asserted-by":"publisher","first-page":"241","DOI":"10.1145\/384286.264206","volume":"25","author":"J Laudon","year":"1997","unstructured":"Laudon, J., Lenoski, D.: The SGI origin: A ccNUMA highly scalable server. ACM SIGARCH Comput. Archit. News 25(2), 241\u2013251 (1997)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"17_CR13","unstructured":"Lowe-Power, J., et\u00a0al.: The gem5 simulator: version 20.0+. arXiv preprint arXiv:2007.03152 (2020)"},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Matoussi, O.: NOC performance model for efficient network latency estimation. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 994\u2013999. IEEE (2021)","DOI":"10.23919\/DATE51398.2021.9474101"},{"key":"17_CR15","unstructured":"McCalpin, J.D.: Memory bandwidth and machine balance in high performance computers (1995)"},{"key":"17_CR16","doi-asserted-by":"crossref","unstructured":"Molka, D., Hackenberg, D., Sch\u00f6ne, R., Nagel, W.E.: Cache coherence protocol and memory performance of the intel Haswell-EP architecture. In: 2015 44th International Conference on Parallel Processing, pp. 739\u2013748. IEEE (2015)","DOI":"10.1109\/ICPP.2015.83"},{"key":"17_CR17","doi-asserted-by":"crossref","unstructured":"Park, S., et\u00a0al.: Scaling of memory performance and capacity with CXL memory expander. In: 2022 IEEE Hot Chips 34 Symposium (HCS), pp. 1\u201327. IEEE Computer Society (2022)","DOI":"10.1109\/HCS55958.2022.9895633"},{"key":"17_CR18","doi-asserted-by":"crossref","unstructured":"Sato, M., et\u00a0al.: Co-design for A64FX manycore processor and \u201cFugaku\u201d. In: SC20: International Conference for High Performance Computing, Networking, Storage and Analysis, pp. 1\u201315. IEEE (2020)","DOI":"10.1109\/SC41405.2020.00051"},{"key":"17_CR19","unstructured":"Singhal, R.: Inside intel next generation Nehalem microarchitecture. In: Hot Chips, vol. 20, p. 15 (2008)"},{"key":"17_CR20","doi-asserted-by":"crossref","unstructured":"Sodani, A.: Knights landing (KNL): 2nd generation intel\u00ae xeon phi processor. In: 2015 IEEE Hot Chips 27 Symposium (HCS), pp. 1\u201324. IEEE (2015)","DOI":"10.1109\/HOTCHIPS.2015.7477467"},{"issue":"2","key":"17_CR21","doi-asserted-by":"publisher","first-page":"34","DOI":"10.1109\/MM.2016.25","volume":"36","author":"A Sodani","year":"2016","unstructured":"Sodani, A., et al.: Knights landing: second-generation intel xeon phi product. IEEE Micro 36(2), 34\u201346 (2016)","journal-title":"IEEE Micro"},{"issue":"2","key":"17_CR22","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2017.35","volume":"37","author":"N Stephens","year":"2017","unstructured":"Stephens, N., et al.: The ARM scalable vector extension. IEEE Micro 37(2), 26\u201339 (2017)","journal-title":"IEEE Micro"},{"key":"17_CR23","doi-asserted-by":"crossref","unstructured":"Thekkath, R., Singh, A.P., Singh, J.P., John, S., Hennessy, J.: An evaluation of a commercial cc-NUMA architecture-the convex exemplar SPP1200. In: Proceedings 11th International Parallel Processing Symposium, pp. 8\u201317. IEEE (1997)","DOI":"10.1109\/IPPS.1997.580831"},{"key":"17_CR24","doi-asserted-by":"crossref","unstructured":"Williams, S., Ionkov, L., Lang, M.: NUMA distance for heterogeneous memory. In: Proceedings of the Workshop on Memory Centric Programming for HPC, pp. 30\u201334 (2017)","DOI":"10.1145\/3145617.3145620"},{"issue":"2","key":"17_CR25","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/225830.223990","volume":"23","author":"S Cameron Woo","year":"1995","unstructured":"Cameron Woo, S., Ohara, M., Torrie, E., Pal Singh, J., Gupta, A.: The SPLASH-2 programs: characterization and methodological considerations. SIGARCH Comput. Archit. News 23(2), 24\u201336 (1995)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"17_CR26","doi-asserted-by":"crossref","unstructured":"Xiang, L., Zhao, X., Rao, J., Jiang, S., Jiang, H.: Characterizing the performance of intel optane persistent memory: a close look at its on-DIMM buffering. In: Proceedings of the Seventeenth European Conference on Computer Systems, pp. 488\u2013505 (2022)","DOI":"10.1145\/3492321.3519556"},{"key":"17_CR27","doi-asserted-by":"crossref","unstructured":"Zaourar, L., et al.: Multilevel simulation-based co-design of next generation HPC microprocessors. In: 2021 International Workshop on Performance Modeling, Benchmarking and Simulation of High Performance Computer Systems (PMBS), pp. 18\u201329. IEEE (2021)","DOI":"10.1109\/PMBS54543.2021.00008"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-66146-4_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,25]],"date-time":"2024-11-25T15:24:36Z","timestamp":1732548276000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-66146-4_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031661457","9783031661464"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-66146-4_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"1 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Potsdam","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 May 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 May 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}