{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,24]],"date-time":"2026-01-24T19:29:13Z","timestamp":1769282953157,"version":"3.49.0"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031661457","type":"print"},{"value":"9783031661464","type":"electronic"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-66146-4_21","type":"book-chapter","created":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:02:49Z","timestamp":1722531769000},"page":"316-330","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Atalanta: Open-Source RISC-V Microcontroller for\u00a0Rust-Based Hard Real-Time Systems"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-3533-9832","authenticated-orcid":false,"given":"Antti","family":"Nurmi","sequence":"first","affiliation":[]},{"given":"Per","family":"Lindgren","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5560-3250","authenticated-orcid":false,"given":"Abdesattar","family":"Kalache","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4817-2939","authenticated-orcid":false,"given":"Henri","family":"Lunnikivi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7867-0800","authenticated-orcid":false,"given":"Timo D.","family":"H\u00e4m\u00e4l\u00e4inen","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,1]]},"reference":[{"issue":"1","key":"21_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3297714","volume":"52","author":"F Reghenzani","year":"2019","unstructured":"Reghenzani, F., Massari, G., Fornaciari, W.: The real-time Linux kernel: a survey on PREEMPT_RT. ACM Comput. Surv. 52(1), 1\u201336 (2019)","journal-title":"ACM Comput. Surv."},{"issue":"5","key":"21_CR2","doi-asserted-by":"publisher","first-page":"33","DOI":"10.1109\/MC.2006.180","volume":"39","author":"E Lee","year":"2006","unstructured":"Lee, E.: The problem with threads. Computer 39(5), 33\u201342 (2006)","journal-title":"Computer"},{"key":"21_CR3","unstructured":"RTIC Contributors: RTIC: The Hardware-Accelerated Rust RTOS (2024). https:\/\/rtic.rs\/2\/book\/en\/"},{"key":"21_CR4","doi-asserted-by":"crossref","unstructured":"Baker, T.P.: A stack-based resource allocation policy for real-time processes. In: Proceedings 11th Real-Time Systems Symposium, pp. 191\u2013200 (1990)","DOI":"10.1109\/REAL.1990.128747"},{"key":"21_CR5","unstructured":"United States Cybersecurity and Infrastructure Security Agency: The Case for Memory Safe Roadmaps (2023). https:\/\/www.cisa.gov\/sites\/default\/files\/2023-12\/The-Case-for-Memory-Safe-Roadmaps-508c.pdf"},{"key":"21_CR6","unstructured":"Waterman, A.: Design of the RISC-V instruction set architecture. Ph.D. thesis, EECS Department, University of California, Berkeley (2016)"},{"key":"21_CR7","doi-asserted-by":"crossref","unstructured":"Balas, R., Benini, L.: RISC-V for real-time MCUs - software optimization and microarchitectural gap analysis. In: 2021 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 874\u2013877 (2021)","DOI":"10.23919\/DATE51398.2021.9474114"},{"key":"21_CR8","doi-asserted-by":"crossref","unstructured":"Ottaviano, A., et al.: ControlPULP: a RISC-V on-chip parallel power controller for many-core HPC processors with FPGA-based hardware-in-the-loop power and thermal emulation. arXiv.org (2023)","DOI":"10.21203\/rs.3.rs-2525734\/v1"},{"key":"21_CR9","doi-asserted-by":"crossref","unstructured":"Balas, R., Ottaviano, A., Benini, L.: CV32RT: enabling fast interrupt and context switching for RISC-V microcontrollers. (Preprint), arXiv.org (2023)","DOI":"10.1109\/TVLSI.2024.3377130"},{"key":"21_CR10","unstructured":"RISC-V International: Core-Local Interrupt Controller (CLIC) RISC-V Privileged Architecture Extensions (2024). https:\/\/github.com\/riscv\/riscv-fast-interrupt\/blob\/master\/clic.adoc"},{"key":"21_CR11","unstructured":"lowRISC: Ibex (2024). https:\/\/github.com\/lowRISC\/ibex"},{"key":"21_CR12","unstructured":"RISC-V International: RISC-V External Debug Support (2019). https:\/\/riscv.org\/wp-content\/uploads\/2019\/03\/riscv-debug-release.pdf"},{"key":"21_CR13","unstructured":"Waterman, A., Asanovic, K., Hauser, J., RISC-V international: the RISC-V instruction set manual, volume II: privileged architecture (2021)"},{"key":"21_CR14","doi-asserted-by":"publisher","first-page":"9822","DOI":"10.1109\/ACCESS.2024.3352114","volume":"12","author":"F Marques","year":"2024","unstructured":"Marques, F., Rodr\u00edguez, M., S\u00e1, B., Pinto, S.: \u201cInterrupting\u2019\u2019 the status quo: a first glance at the RISC-V advanced interrupt architecture (AIA). IEEE Access 12, 9822\u20139833 (2024)","journal-title":"IEEE Access"},{"key":"21_CR15","unstructured":"FreeRTOS: Market leading RTOS for embedded systems with Internet of Things extensions (2024). https:\/\/www.freertos.org\/index.html"},{"key":"21_CR16","unstructured":"lowRISC: Opentitan (2024). https:\/\/opentitan.org"},{"key":"21_CR17","unstructured":"Schiavone, P., OpenHW Group: CORE-V CV32E40P user manual (2024). https:\/\/cv32e40p.readthedocs.io\/en\/latest"},{"issue":"8","key":"21_CR18","first-page":"1794","volume":"71","author":"A Kurth","year":"2022","unstructured":"Kurth, A., et al.: An open-source platform for high-performance non-coherent on-chip communication. IEEE Trans. Comput. 71(8), 1794\u20131809 (2022)","journal-title":"IEEE Trans. Comput."},{"key":"21_CR19","unstructured":"PULP-Platform: RISCV-DBG (2024). https:\/\/github.com\/pulp-platform\/riscv-dbg"},{"key":"21_CR20","doi-asserted-by":"crossref","unstructured":"Lindgren, P., Dzialo, P., Lunnikivi, H.: Hardware support for static-priority stack resource policy based scheduling. In: 2023 IEEE 32nd International Symposium on Industrial Electronics (ISIE), pp. 1\u20135. IEEE (2023)","DOI":"10.1109\/ISIE51358.2023.10228088"},{"key":"21_CR21","doi-asserted-by":"crossref","unstructured":"Patterson, D.A., S\u00e9quin, C.H.: A VLSI RISC. Computer 15, 8\u201321 (1982). https:\/\/api.semanticscholar.org\/CorpusID:5389873","DOI":"10.1109\/MC.1982.1654133"},{"key":"21_CR22","unstructured":"RISC-V International: RISC-V Architecture Test (2024). https:\/\/github.com\/riscv-non-isa\/riscv-arch-test"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-66146-4_21","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,1]],"date-time":"2024-08-01T17:07:57Z","timestamp":1722532077000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-66146-4_21"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031661457","9783031661464"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-66146-4_21","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"1 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Potsdam","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 May 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"15 May 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}