{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T03:32:57Z","timestamp":1742959977796,"version":"3.40.3"},"publisher-location":"Cham","reference-count":26,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031695766"},{"type":"electronic","value":"9783031695773"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-69577-3_5","type":"book-chapter","created":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T19:02:05Z","timestamp":1724612525000},"page":"61-76","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["ImageMap: Enabling Efficient Mapping from\u00a0Image Processing DSL to\u00a0CGRA"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-8665-1132","authenticated-orcid":false,"given":"Bizhao","family":"Shi","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0684-7299","authenticated-orcid":false,"given":"Tuo","family":"Dai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0949-4222","authenticated-orcid":false,"given":"Sunan","family":"Zou","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0009-0395-2887","authenticated-orcid":false,"given":"Xinming","family":"Wei","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4932-3655","authenticated-orcid":false,"given":"Guojie","family":"Luo","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,8,26]]},"reference":[{"issue":"4","key":"5_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3306346.3322967","volume":"38","author":"A Adams","year":"2019","unstructured":"Adams, A., et al.: Learning to optimize Halide with tree search and random programs. ACM TOG 38(4), 1\u201312 (2019)","journal-title":"ACM TOG"},{"key":"5_CR2","first-page":"367","volume":"27","author":"VH Allan","year":"1995","unstructured":"Allan, V.H., et al.: Software pipelining. ACM CSUR 27, 367\u2013432 (1995)","journal-title":"Software pipelining. ACM CSUR"},{"key":"5_CR3","unstructured":"Anderson, L., et\u00a0al.: Learning to schedule Halide pipelines for the GPU. arXiv preprint arXiv:2012.07145 (2020)"},{"issue":"4","key":"5_CR4","doi-asserted-by":"publisher","first-page":"284","DOI":"10.1007\/s40534-016-0117-3","volume":"24","author":"SA Bagloee","year":"2016","unstructured":"Bagloee, S.A., et al.: Autonomous vehicles: challenges, opportunities, and future implications for transportation policies. J. Mod. Transport. 24(4), 284\u2013303 (2016)","journal-title":"J. Mod. Transport."},{"key":"5_CR5","volume-title":"Digital Image Processing and Analysis","author":"C Bhabatosh","year":"2011","unstructured":"Bhabatosh, C., et al.: Digital Image Processing and Analysis. PHI Learning Pvt, Ltd (2011)"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Chin, S.A., et\u00a0al.: An architecture-agnostic integer linear programming approach to CGRA mapping. In: Proceedings of the DAC, pp.\u00a01\u20136 (2018)","DOI":"10.1145\/3195970.3195986"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Dave, S., et\u00a0al.: RAMP: resource-aware mapping for CGRAs. In: Proceedings of the DAC (2018)","DOI":"10.1145\/3195970.3196101"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Dong, X., et\u00a0al.: Automatic inspection of aerospace welds using x-ray images. In: Proceedings of the ICPR, pp. 2002\u20132007. IEEE (2018)","DOI":"10.1109\/ICPR.2018.8545738"},{"key":"5_CR9","unstructured":"Guo, Y., et\u00a0al.: Pillars: an integrated CGRA design framework. In: Third Workshop on Open-Source EDA Technology (WOSET) (2020)"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Guo, Y., et\u00a0al.: Formulating data-arrival synchronizers in integer linear programming for CGRA mapping. In: Proceedings of the DAC, pp. 943\u2013948. IEEE (2021)","DOI":"10.1109\/DAC18074.2021.9586267"},{"issue":"4","key":"5_CR11","doi-asserted-by":"publisher","first-page":"144","DOI":"10.1145\/2601097.2601174","volume":"33","author":"J Hegarty","year":"2014","unstructured":"Hegarty, J., et al.: Darkroom: compiling high-level image processing code into hardware pipelines. ACM TOG 33(4), 144\u20131 (2014)","journal-title":"ACM TOG"},{"issue":"2","key":"5_CR12","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3534933","volume":"22","author":"K Koul","year":"2023","unstructured":"Koul, K., et al.: AHA: an agile approach to the design of coarse-grained reconfigurable accelerators and compilers. ACM TECS 22(2), 1\u201334 (2023)","journal-title":"ACM TECS"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Li, J., et\u00a0al.: HeteroHalide: from image processing DSL to efficient FPGA acceleration. In: Proceedings of the FPGA, pp. 51\u201357 (2020)","DOI":"10.1145\/3373087.3375320"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Liu, D., et\u00a0al.: Polyhedral model based mapping optimization of loop nests for CGRAs. In: Proceedings of the DAC, pp.\u00a01\u20138 (2013)","DOI":"10.1145\/2463209.2488757"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Liu, D., et\u00a0al.: Polyhedral-based pipelining of imperfectly-nested loop for CGRAs. In: Proceedings of the ICCAD, pp.\u00a01\u20139 (2021)","DOI":"10.1109\/ICCAD51958.2021.9643542"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Mullapudi, R.T., et\u00a0al.: PolyMage: automatic optimization for image processing pipelines. In: Proceedings of the ASPLOS, pp. 429\u2013443 (2015)","DOI":"10.1145\/2775054.2694364"},{"issue":"4","key":"5_CR17","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2897824.2925952","volume":"35","author":"RT Mullapudi","year":"2016","unstructured":"Mullapudi, R.T., et al.: Automatically scheduling Halide image processing pipelines. ACM TOG 35(4), 1\u201311 (2016)","journal-title":"ACM TOG"},{"issue":"3","key":"5_CR18","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3107953","volume":"14","author":"J Pu","year":"2017","unstructured":"Pu, J., et al.: Programming heterogeneous systems from an image processing DSL. ACM TACO 14(3), 1\u201325 (2017)","journal-title":"ACM TACO"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Qiao, L., et\u00a0al.: FPGA-accelerated iterative reconstruction for transmission electron tomography. In: Proceedings of the FCCM, pp. 152\u2013156. IEEE (2021)","DOI":"10.1109\/FCCM51124.2021.00025"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Ragan-Kelley, J., et\u00a0al.: Halide: a language and compiler for optimizing parallelism, locality, and recomputation in image processing pipelines. In: Proceedings of the PLDI, pp. 519\u2013530 (2013)","DOI":"10.1145\/2499370.2462176"},{"key":"5_CR21","doi-asserted-by":"publisher","unstructured":"Schwarz, S., Pawlik, M., Augsten, N.: A new perspective on the tree edit distance. In: Beecks, C., Borutta, F., Kr\u00f6ger, P., Seidl, T. (eds.) Similarity Search and Applications, pp. 156\u2013170. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-68474-1_11","DOI":"10.1007\/978-3-319-68474-1_11"},{"issue":"11","key":"5_CR22","first-page":"3910","volume":"42","author":"B Shi","year":"2023","unstructured":"Shi, B., et al.: Efficient super-resolution system with block-wise hybridization and quantized winograd on FPGA. IEEE TCAD 42(11), 3910\u20133924 (2023)","journal-title":"IEEE TCAD"},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Tirelli, C., et\u00a0al.: SAT-MapIt: a SAT-based modulo scheduling mapper for coarse grain reconfigurable architectures. In: Proceedings of the DATE, pp.\u00a01\u20136. IEEE (2023)","DOI":"10.23919\/DATE56975.2023.10137123"},{"key":"5_CR24","doi-asserted-by":"crossref","unstructured":"Yin, S., et\u00a0al.: Joint affine transformation and loop pipelining for mapping nested loop on CGRAs. In: Proceedings of the DATE, pp. 115\u2013120. IEEE (2015)","DOI":"10.7873\/DATE.2015.0713"},{"issue":"9","key":"5_CR25","first-page":"2201","volume":"31","author":"Z Zhao","year":"2020","unstructured":"Zhao, Z., et al.: Towards higher performance and robust compilation for CGRA modulo scheduling. IEEE TPDS 31(9), 2201\u20132219 (2020)","journal-title":"IEEE TPDS"},{"key":"5_CR26","unstructured":"Zingales, G.P.E.T.: HalideTuner: generating and tuning Halide schedules with OpenTuner. Ph.D. thesis, Massachusetts Institute of Technology (2015)"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2024: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-69577-3_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T19:06:06Z","timestamp":1724612766000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-69577-3_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031695766","9783031695773"],"references-count":26,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-69577-3_5","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"26 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madrid","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 August 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 August 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2024.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}