{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T15:55:40Z","timestamp":1743004540031,"version":"3.40.3"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031697654"},{"type":"electronic","value":"9783031697661"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-69766-1_6","type":"book-chapter","created":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T19:02:05Z","timestamp":1724612525000},"page":"77-90","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["ImSPU: Implicit Sharing of\u00a0Computation Resources Between Vector and\u00a0Scalar Processing Units"],"prefix":"10.1007","author":[{"given":"Hongbing","family":"Tan","sequence":"first","affiliation":[]},{"given":"Xiaowei","family":"He","sequence":"additional","affiliation":[]},{"given":"Guichu","family":"Sun","sequence":"additional","affiliation":[]},{"given":"Liquan","family":"Xiao","sequence":"additional","affiliation":[]},{"given":"Yuanhu","family":"Cheng","sequence":"additional","affiliation":[]},{"given":"Jing","family":"Zhang","sequence":"additional","affiliation":[]},{"given":"Zhong","family":"Zheng","sequence":"additional","affiliation":[]},{"given":"Quan","family":"Deng","sequence":"additional","affiliation":[]},{"given":"Bingcai","family":"Sui","sequence":"additional","affiliation":[]},{"given":"Yongwen","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Libo","family":"Huang","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,8,26]]},"reference":[{"key":"6_CR1","unstructured":"Github. Spike RISC-V ISA Simulator (2014). https:\/\/github.com\/riscv\/riscv- isa- sim (Retrieved 30 May 2022)"},{"key":"6_CR2","unstructured":"SiFive. SiFive Performance P270 (2022). https:\/\/www.sifive.com\/cores\/performance-p270 (Retrieved 21 August 2022)"},{"key":"6_CR3","doi-asserted-by":"publisher","unstructured":"P870 high-performance RISC-V processor. In: 2023 IEEE Hot Chips 35 Symposium (HCS), pp. 1\u201319 (2023). https:\/\/doi.org\/10.1109\/HCS59251.2023.10254712","DOI":"10.1109\/HCS59251.2023.10254712"},{"key":"6_CR4","doi-asserted-by":"crossref","unstructured":"Francesco\u00a0et al., M.: Vitruvius+: an area-efficient RISC-V decoupled vector coprocessor for high performance computing applications. ACM Trans. Architect. Code Optimiz. 20, 1 \u2013 25 (2022). https:\/\/api.semanticscholar.org\/CorpusID:254409332","DOI":"10.1145\/3575861"},{"key":"6_CR5","doi-asserted-by":"crossref","unstructured":"Cavalcante, M., Schuiki, F., Zaruba, F., Schaffner, M., Benini, L.: Ara: A 1-GHz+ scalable and energy-efficient RISC-V vector processor with multi precision floating-point support in 22-nm FD-SOI. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 28(2), 530\u2013543 (2019)","DOI":"10.1109\/TVLSI.2019.2950087"},{"key":"6_CR6","doi-asserted-by":"crossref","unstructured":"Dabbelt, D., Schmidt, C., Love, E., Mao, H., Karandikar, S., Asanovic, K.: Vector processors for energy-efficient embedded systems. In: Proceedings of the Third ACM International Workshop on Many-Core Embedded Systems, pp. 10\u201316 (2016)","DOI":"10.1145\/2934495.2934497"},{"key":"6_CR7","doi-asserted-by":"crossref","unstructured":"Gong, Z., Ji, H., Fletcher, C.W., Hughes, C.J., Baghsorkhi, S., Torrellas, J.: Save: sparsity-aware vector engine for accelerating DNN training and inference on CPUs. In: 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 796\u2013810. IEEE (2020)","DOI":"10.1109\/MICRO50266.2020.00070"},{"key":"6_CR8","doi-asserted-by":"crossref","unstructured":"Huang, L., Shen, L., Wang, Z., Shi, W., Xiao, N., Ma, S.: SIF: overcoming the limitations of SIMD devices via implicit permutation. In: HPCA-16 2010 The Sixteenth International Symposium on High-Performance Computer Architecture, pp. 1\u201312. IEEE (2010)","DOI":"10.1109\/HPCA.2010.5416631"},{"issue":"2","key":"6_CR9","doi-asserted-by":"publisher","first-page":"49","DOI":"10.1145\/17356.17362","volume":"14","author":"H Kung","year":"1986","unstructured":"Kung, H.: Memory requirements for balanced computer architectures. ACM SIGARCH Compute. Architect. News 14(2), 49\u201354 (1986)","journal-title":"ACM SIGARCH Compute. Architect. News"},{"key":"6_CR10","doi-asserted-by":"crossref","unstructured":"Lee, Y., Waterman, A., Avizienis, R., Cook, H., Sun, C., Stojanovi\u0107, V., Asanovi\u0107, K.: A 45nm 1.3 GHz 16.7 double-precision GFLOPS\/W RISC-V processor with vector accelerators. In: ESSCIRC 2014-40th European Solid State Circuits Conference (ESSCIRC), pp. 199\u2013202. IEEE (2014)","DOI":"10.1109\/ESSCIRC.2014.6942056"},{"key":"6_CR11","doi-asserted-by":"crossref","unstructured":"Papazian, I.E.: New 3rd Gen Intel\u00ae Xeon\u00ae scalable processor (codename: Ice lake-sp). In: Hot Chips Symposium, pp. 1\u201322 (2020)","DOI":"10.1109\/HCS49909.2020.9220434"},{"key":"6_CR12","doi-asserted-by":"publisher","unstructured":"Perotti, M., Cavalcante, M., Wistoff, N., Andri, R., Cavigelli, L., Benini, L.: A \u201cNew Ara\" for vector computing: an open source highly efficient RISC-V V 1.0 vector processor design. In: 2022 IEEE 33rd International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 43\u201351 (2022). https:\/\/doi.org\/10.1109\/ASAP54787.2022.00017","DOI":"10.1109\/ASAP54787.2022.00017"},{"issue":"2","key":"6_CR13","doi-asserted-by":"publisher","first-page":"26","DOI":"10.1109\/MM.2017.35","volume":"37","author":"N Stephens","year":"2017","unstructured":"Stephens, N., et al.: The ARM scalable vector extension. IEEE Micro 37(2), 26\u201339 (2017). https:\/\/doi.org\/10.1109\/MM.2017.35","journal-title":"IEEE Micro"},{"key":"6_CR14","doi-asserted-by":"crossref","unstructured":"Vasudevan, A., Anderson, A., Gregg, D.: Parallel multi channel convolution using general matrix multiplication. In: 2017 IEEE 28th International Conference on Application-Specific Systems, Architectures and Processors (ASAP), pp. 19\u201324. IEEE (2017)","DOI":"10.1109\/ASAP.2017.7995254"},{"key":"6_CR15","unstructured":"Waterman, A., Asanovic, K.: RISC-V \u201cV\" Vector Extension (2019)"},{"key":"6_CR16","unstructured":"Waterman, A., Lee, Y., Patterson, D.A., Asanovic, K.: The RISC-V Instruction Set Manual, Volume I: Base User-Level ISA. EECS Department, UC Berkeley, Tech. Rep. UCB\/EECS-2011-62 116, 1\u201332 (2011)"},{"issue":"8","key":"6_CR17","doi-asserted-by":"publisher","first-page":"2672","DOI":"10.1109\/TCSI.2020.2983185","volume":"67","author":"G Xin","year":"2020","unstructured":"Xin, G., et al.: VPQC: a domain-specific vector processor for post-quantum cryptography based on RISC-V architecture. IEEE Trans. Circ. Syst. I Regul. Pap. 67(8), 2672\u20132684 (2020)","journal-title":"IEEE Trans. Circ. Syst. I Regul. Pap."},{"key":"6_CR18","unstructured":"Yamada, Y., Momose, S.: Vector engine processor of NEC\u2019s brand-new supercomputer SX-Aurora TSUBASA. In: International Symposium on High Performance Chips (Hot Chips2018) (2018)"},{"key":"6_CR19","doi-asserted-by":"crossref","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a Linux-ready 1.7-GHz 64-bit RISC-V core in 22-nm FDSOI technology. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 27(11), 2629\u20132640 (2019)","DOI":"10.1109\/TVLSI.2019.2926114"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2024: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-69766-1_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,8,25]],"date-time":"2024-08-25T19:09:18Z","timestamp":1724612958000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-69766-1_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031697654","9783031697661"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-69766-1_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"26 August 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madrid","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 August 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 August 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2024.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}