{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T13:22:38Z","timestamp":1742995358643,"version":"3.40.3"},"publisher-location":"Cham","reference-count":29,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031708954"},{"type":"electronic","value":"9783031708961"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-70896-1_8","type":"book-chapter","created":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T12:03:57Z","timestamp":1725537837000},"page":"153-173","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Formal Hardware\/Software Models for\u00a0Cache Locking Enabling Fast and\u00a0Secure Code"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-6918-5781","authenticated-orcid":false,"given":"Jean-Loup","family":"Hatchikian-Houdot","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9681-644X","authenticated-orcid":false,"given":"Pierre","family":"Wilke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6815-0652","authenticated-orcid":false,"given":"Fr\u00e9d\u00e9ric","family":"Besson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7176-9760","authenticated-orcid":false,"given":"Guillaume","family":"Hiet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,9,6]]},"reference":[{"key":"8_CR1","doi-asserted-by":"crossref","unstructured":"Agat, J.: Transforming out timing leaks. In: POPL. ACM (2000)","DOI":"10.1145\/325694.325702"},{"key":"8_CR2","unstructured":"Almeida, J.B., Barbosa, M., Barthe, G., Dupressoir, F., Emmi, M.: Verifying constant-time implementations. In: USENIX Security Symposium, pp. 53\u201370. USENIX Association (2016)"},{"key":"8_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/s10817-017-9441-5","volume":"63","author":"G Barthe","year":"2019","unstructured":"Barthe, G., Betarte, G., Campo, J.D., Luna, C.: System-level non-interference of constant-time cryptography. Part I: model. J. Autom. Reason. 63, 1\u201351 (2019)","journal-title":"J. Autom. Reason."},{"issue":"8","key":"8_CR4","doi-asserted-by":"publisher","first-page":"1685","DOI":"10.1007\/s10817-020-09548-x","volume":"64","author":"G Barthe","year":"2020","unstructured":"Barthe, G., Betarte, G., Campo, J.D., Luna, C., Pichardie, D.: System-level non-interference of constant-time cryptography. part II: verified static analysis and stealth memory. J. Autom. Reason. 64(8), 1685\u20131729 (2020)","journal-title":"J. Autom. Reason."},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Barthe, G., Betarte, G., Campo, J.D., Luna, C.D., Pichardie, D.: System-level Non-interference for Constant-time Cryptography. In: CCS, pp. 1267\u20131279. ACM (2014)","DOI":"10.1145\/2660267.2660283"},{"key":"8_CR6","doi-asserted-by":"crossref","unstructured":"Barthe, G., et al.: Formal verification of a constant-time preserving C compiler. Proc. ACM Program. Lang. 4(POPL) (2019)","DOI":"10.1145\/3371075"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Barthe, G., Blazy, S., Hutin, R., Pichardie, D.: Secure compilation of constant-resource programs. In: CSF, pp. 1\u201312. IEEE (2021)","DOI":"10.1109\/CSF51468.2021.00020"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Barthe, G., Gr\u00e9goire, B., Laporte, V.: Secure compilation of side- channel countermeasures: the case of cryptographic \u201cConstant-Time\u201d. In: CSF, pp. 328\u2013343. IEEE Computer Society (2018)","DOI":"10.1109\/CSF.2018.00031"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Batcher, K.E.: Sorting networks and their applications. In: AFIPS Conference Proceedings, vol. 32. Thomson Book Company (1968)","DOI":"10.1145\/1468075.1468121"},{"key":"8_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"159","DOI":"10.1007\/978-3-642-33481-8_9","volume-title":"Progress in Cryptology \u2013 LATINCRYPT 2012","author":"DJ Bernstein","year":"2012","unstructured":"Bernstein, D.J., Lange, T., Schwabe, P.: The security impact of a new cryptographic library. In: Hevia, A., Neven, G. (eds.) LATINCRYPT 2012. LNCS, vol. 7533, pp. 159\u2013176. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-33481-8_9"},{"issue":"1","key":"8_CR11","doi-asserted-by":"publisher","first-page":"137","DOI":"10.3233\/JCS-181136","volume":"27","author":"S Blazy","year":"2019","unstructured":"Blazy, S., Pichardie, D., Trieu, A.: Verifying constant-time implementations by abstract interpretation. J. Comput. Secur. 27(1), 137\u2013163 (2019)","journal-title":"J. Comput. Secur."},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Cauligi, S., et al.: FaCT: a DSL for timing-sensitive computation. In: PLDI, pp. 174\u2013189. ACM (2019)","DOI":"10.1145\/3314221.3314605"},{"key":"8_CR13","unstructured":"Dijkstra, E.W.: The Mathematics Behind the Banker\u2019s Algorithm. Springer-Verlag, Heidelberg (1982). isbn: 0387906525"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Domnitser, L., Jaleel, A., Loew, J., Abu-Ghazaleh, N.B., Ponomarev, D.: Non-monopolizable caches: low-complexity mitigation of cache side channel attacks. ACM Trans. Archit. Code Optim. 8(4), 35:1\u201335:21 (2012)","DOI":"10.1145\/2086696.2086714"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Doychev, G., K\u00f6pf, B., Mauborgne, L., Reineke, J.: CacheAudit: a tool for the static analysis of cache side channels. ACM Trans. Inf. Syst. Secur. 18(1), 4:1\u20134:32 (2015)","DOI":"10.1145\/2756550"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Gaudin, N., Cotret, P., Guy, G., Lapotre, V.: A fine-grained dynamic partitioning against cache-based timing attacks via cache locking. In: ISVLSI 2024 (2024)","DOI":"10.1109\/ISVLSI61997.2024.00041"},{"key":"8_CR17","doi-asserted-by":"crossref","unstructured":"Gaudin, N., et al.: Work in progress: thwarting timing attacks in microcontrollers using fine-grained hardware protections. In: EuroS &P Workshops, pp. 304\u2013310. IEEE (2023)","DOI":"10.1109\/EuroSPW59978.2023.00038"},{"key":"8_CR18","doi-asserted-by":"crossref","unstructured":"Ge, Q., Yarom, Y., Heiser, G.: No security without time protection: we need a new hardware-software contract. In: APSys, pp. 1:1\u20131:9. ACM (2018)","DOI":"10.1145\/3265723.3265724"},{"key":"8_CR19","doi-asserted-by":"crossref","unstructured":"Guarnieri, M., K\u00f6pf, B., Reineke, J., Vila, P.: Hardware-software contracts for secure speculation. In: SP, pp. 1868\u20131883. IEEE (2021)","DOI":"10.1109\/SP40001.2021.00036"},{"key":"8_CR20","unstructured":"Kim, T., Peinado, M., Mainar-Ruiz, G.: STEALTHMEM: system-level protection against cache-based side channel attacks in the cloud. In: USENIX Security Symposium, pp. 189\u2013204. USENIX Association (2012)"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Liu, C., Harris, A., Maas, M., Hicks, M.W., Tiwari, M., Shi, E.: GhostRider: a hardware-software system for memory trace oblivious computation. In: ASPLOS, pp. 87\u2013101. ACM (2015)","DOI":"10.1145\/2775054.2694385"},{"key":"8_CR22","doi-asserted-by":"crossref","unstructured":"Liu, C., Hicks, M., Shi, E.: Memory trace oblivious program execution. In: CSF, pp. 51\u201365. IEEE Computer Society (2013)","DOI":"10.1109\/CSF.2013.11"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Miao, Y., Kandemir, M.T., Zhang, D., Zhang, Y., Tan, G., Wu, D.: Hardware support for constant-time programming. In: MICRO, pp. 856\u2013870. ACM (2023)","DOI":"10.1145\/3613424.3623796"},{"key":"8_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"156","DOI":"10.1007\/11734727_14","volume-title":"Information Security and Cryptology - ICISC 2005","author":"D Molnar","year":"2006","unstructured":"Molnar, D., Piotrowski, M., Schultz, D., Wagner, D.: The program counter security model: automatic detection and removal of control-flow side channel attacks. In: Won, D.H., Kim, S. (eds.) ICISC 2005. LNCS, vol. 3935, pp. 156\u2013168. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11734727_14"},{"key":"8_CR25","doi-asserted-by":"publisher","DOI":"10.1016\/j.is.2020.101524","volume":"92","author":"M Mushtaq","year":"2020","unstructured":"Mushtaq, M., Mukhtar, M.A., Lapotre, V., Bhatti, M.K., Gogniat, G.: Winter is here! a decade of cache-based side-channel attacks, detection & mitigation for RSA. Inf. Syst. 92, 101524 (2020)","journal-title":"Inf. Syst."},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Stefanov, E., et al.: Path ORAM: an extremely simple oblivious RAM protocol. J. ACM 65(4), 18:1\u201318:26 (2018)","DOI":"10.1145\/3177872"},{"issue":"1","key":"8_CR27","doi-asserted-by":"publisher","first-page":"37","DOI":"10.1007\/s00145-009-9049-y","volume":"23","author":"E Tromer","year":"2010","unstructured":"Tromer, E., Osvik, D.A., Shamir, A.: Efficient cache attacks on AES, and countermeasures. J. Cryptol. 23(1), 37\u201371 (2010)","journal-title":"J. Cryptol."},{"key":"8_CR28","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: New cache designs for thwarting software cachebased side channel attacks. In: ISCA, pp. 494\u2013505. ACM (2007)","DOI":"10.1145\/1273440.1250723"},{"key":"8_CR29","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security Symposium, pp. 719\u2013732. USENIX Association (2014)"}],"container-title":["Lecture Notes in Computer Science","Computer Security \u2013 ESORICS 2024"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-70896-1_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,11,27]],"date-time":"2024-11-27T20:22:10Z","timestamp":1732738930000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-70896-1_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031708954","9783031708961"],"references-count":29,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-70896-1_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"6 September 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ESORICS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Symposium on Research in Computer Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Bydgoszcz","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Poland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 September 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 September 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"esorics2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/esorics2024.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}