{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T16:32:38Z","timestamp":1743093158471,"version":"3.40.3"},"publisher-location":"Cham","reference-count":38,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031709463"},{"type":"electronic","value":"9783031709470"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-70947-0_1","type":"book-chapter","created":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T09:44:45Z","timestamp":1735379085000},"page":"3-19","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Synthesis of\u00a0SFQ Circuits with\u00a0Compound Gates"],"prefix":"10.1007","author":[{"given":"Rassul","family":"Bairamkulov","sequence":"first","affiliation":[]},{"given":"Alessandro Tempia","family":"Calvino","sequence":"additional","affiliation":[]},{"given":"Giovanni","family":"De Micheli","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,12,29]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Likharev, K., Mukhanov, O., Semenov, V.: Resistive single flux quantum logic for the josephson-junction digital technology. In: Proceedings of International Conference on Superconducting Quantum Devices, vol. 85, pp. 1103\u20131108 (1985)","DOI":"10.1515\/9783110862393.1103"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Kawaguchi, T., Tanaka, M., Takagi, K., Takagi, N.: Demonstration of an 8-bit SFQ carry look-ahead adder using clockless logic cells. In: International Superconductive Electronics Conference (2015)","DOI":"10.1109\/ISEC.2015.7383439"},{"key":"1_CR3","doi-asserted-by":"crossref","unstructured":"Gupta, D., Inamdar, A.A., Kirichenko, D.E., Kadin, A.M., Mukhanov, O.A.: Superconductor analog-to-digital converters and their applications. In: Proceedings of IEEE MTT-S International Microwave Symposium (2011)","DOI":"10.1109\/MWSYM.2011.5973407"},{"issue":"9","key":"1_CR4","first-page":"1","volume":"32","author":"S Yang","year":"2022","unstructured":"Yang, S., Gao, X., Yang, R., Ren, J., Wang, Z.: A hybrid josephson transmission line and passive transmission line routing framework for single flux quantum logic. IEEE TASC 32(9), 1\u201311 (2022)","journal-title":"IEEE TASC"},{"issue":"2","key":"1_CR5","first-page":"3212","volume":"9","author":"W Chen","year":"1999","unstructured":"Chen, W., Rylyakov, A., Patel, V., Lukens, J., Likharev, K.: Rapid single flux quantum t-flip flop operating up to 770 GHz. IEEE TASC 9(2), 3212\u20133215 (1999)","journal-title":"IEEE TASC"},{"issue":"17","key":"1_CR6","doi-asserted-by":"publisher","first-page":"3210","DOI":"10.1063\/1.1473687","volume":"80","author":"QP Herr","year":"2002","unstructured":"Herr, Q.P., Smith, A.D., Wire, M.S.: High speed data link between digital superconductor chips. Appl. Phys. Lett. 80(17), 3210\u20133212 (2002)","journal-title":"Appl. Phys. Lett."},{"issue":"5","key":"1_CR7","doi-asserted-by":"publisher","first-page":"S320","DOI":"10.1088\/0953-2048\/19\/5\/S33","volume":"19","author":"H Akaike","year":"2006","unstructured":"Akaike, H., et al.: Demonstration of a 120 GHz single-flux-quantum shift register circuit based on a 10 kA $$cm^{-2}$$ Nb process. Supercond. Sci. Technol. 19(5), S320 (2006)","journal-title":"Supercond. Sci. Technol."},{"issue":"3","key":"1_CR8","first-page":"1701610","volume":"23","author":"DS Holmes","year":"2013","unstructured":"Holmes, D.S., Ripple, A.L., Manheimer, M.A.: Energy-efficient superconducting computing-power budgets and requirements. IEEE TASC 23(3), 1701610 (2013)","journal-title":"IEEE TASC"},{"issue":"01","key":"1_CR9","doi-asserted-by":"publisher","first-page":"257","DOI":"10.1142\/S012915640100085X","volume":"11","author":"P Bunyk","year":"2001","unstructured":"Bunyk, P., Likharev, K., Zinoviev, D.: RSFQ technology: physics and devices. Int. J. High Speed Electron. Syst. 11(01), 257\u2013305 (2001)","journal-title":"Int. J. High Speed Electron. Syst."},{"key":"1_CR10","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-030-76885-0","volume-title":"Single Flux Quantum Integrated Circuit Design","author":"G Krylov","year":"2022","unstructured":"Krylov, G., Friedman, E.G.: Single Flux Quantum Integrated Circuit Design. Springer, Cham (2022)"},{"issue":"4","key":"1_CR11","first-page":"1","volume":"29","author":"G Pasandi","year":"2019","unstructured":"Pasandi, G., Pedram, M.: PBMap: a path balancing technology mapping algorithm for single flux quantum logic circuits. IEEE TASC 29(4), 1\u201314 (2019)","journal-title":"IEEE TASC"},{"issue":"4","key":"1_CR12","first-page":"1","volume":"32","author":"N Kito","year":"2021","unstructured":"Kito, N., Takagi, K., Takagi, N.: Logic-depth-aware technology mapping method for RSFQ logic circuits with special RSFQ gates. IEEE TASC 32(4), 1\u20135 (2021)","journal-title":"IEEE TASC"},{"key":"1_CR13","doi-asserted-by":"crossref","unstructured":"Calvino, A.T., De Micheli, G.: Algebraic and boolean methods for SFQ superconducting circuits. In: Proceedings of ASP-DAC (2024)","DOI":"10.1109\/ASP-DAC58780.2024.10473899"},{"issue":"10","key":"1_CR14","first-page":"3346","volume":"41","author":"R Bairamkulov","year":"2022","unstructured":"Bairamkulov, R., Jabbari, T., Friedman, E.G.: QuCTS - single-flux quantum clock tree synthesis. IEEE TCAD 41(10), 3346\u20133358 (2022)","journal-title":"IEEE TCAD"},{"issue":"1","key":"1_CR15","first-page":"1","volume":"17","author":"G Pasandi","year":"2020","unstructured":"Pasandi, G., Pedram, M.: Depth-bounded graph partitioning algorithm and dual clocking method for realization of superconducting SFQ circuits. ACM JETCAS 17(1), 1\u201322 (2020)","journal-title":"ACM JETCAS"},{"issue":"7","key":"1_CR16","first-page":"1","volume":"30","author":"J-H Yang","year":"2020","unstructured":"Yang, J.-H., et al.: Distributed self-clock: a suitable architecture for SFQ circuits. IEEE TASC 30(7), 1\u20137 (2020)","journal-title":"IEEE TASC"},{"issue":"7","key":"1_CR17","first-page":"1","volume":"30","author":"X Li","year":"2020","unstructured":"Li, X., et al.: Optimization of delay time stabilization for single flux quantum cell library. IEEE TASC 30(7), 1\u20135 (2020)","journal-title":"IEEE TASC"},{"issue":"5","key":"1_CR18","first-page":"1","volume":"29","author":"SV Rylov","year":"2019","unstructured":"Rylov, S.V.: Clockless dynamic SFQ and gate with high input skew tolerance. IEEE TASC 29(5), 1\u20135 (2019)","journal-title":"IEEE TASC"},{"issue":"5","key":"1_CR19","first-page":"1","volume":"32","author":"T Kawaguchi","year":"2022","unstructured":"Kawaguchi, T., Takagi, K., Takagi, N.: Static timing analysis for single-flux-quantum circuits composed of various gates. IEEE TASC 32(5), 1\u20139 (2022)","journal-title":"IEEE TASC"},{"key":"1_CR20","doi-asserted-by":"crossref","unstructured":"Bairamkulov, R., De Micheli, G.: Compound logic gates for pipeline depth minimization in single flux quantum integrated systems. In: Proceedings of GLSVLSI (2023)","DOI":"10.1145\/3583781.3590287"},{"key":"1_CR21","doi-asserted-by":"crossref","unstructured":"Bairamkulov, R., Calvino, A.T., De Micheli, G.: Synthesis of SFQ circuits with compound gates. In: 2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136 (2023)","DOI":"10.1109\/VLSI-SoC57769.2023.10321853"},{"key":"1_CR22","doi-asserted-by":"crossref","unstructured":"Marakkalage, D.S., Riener, H., De Micheli, G.: Optimizing adiabatic quantum-flux-parametron (AQFP) circuits using an exact database. In: Proceedings of NANOARCH (2021)","DOI":"10.1109\/NANOARCH53687.2021.9642241"},{"key":"1_CR23","doi-asserted-by":"crossref","unstructured":"Amar\u00fa, L., et al.: Enabling exact delay synthesis. In: Proceedings of ICCAD, pp. 352\u2013359 (2017)","DOI":"10.1109\/ICCAD.2017.8203799"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Calvino, A.T., Riener, H., Rai, S., Kumar, A., De Micheli, G.: A versatile mapping approach for technology mapping and graph optimization. In: Proceedings of ASP-DAC, pp. 410\u2013416 (2022)","DOI":"10.1109\/ASP-DAC52403.2022.9712552"},{"issue":"2","key":"1_CR25","doi-asserted-by":"publisher","first-page":"759","DOI":"10.1109\/TMAG.1987.1064951","volume":"23","author":"O Mukhanov","year":"1987","unstructured":"Mukhanov, O., Semenov, V., Likharev, K.: Ultimate performance of the RSFQ logic circuits. IEEE Trans. Magn. 23(2), 759\u2013762 (1987)","journal-title":"IEEE Trans. Magn."},{"key":"1_CR26","doi-asserted-by":"crossref","unstructured":"Soeken, M., et al.: Practical exact synthesis. In: Proceedings of DATE, pp. 309\u2013314 (2018)","DOI":"10.23919\/DATE.2018.8342027"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Zhang, H.-T., Jiang, J.-H.R., Amar\u00fa, L., Mishchenko, A., Brayton, R.: Deep integration of circuit simulator and SAT solver. In: Proceedings of DAC, pp. 877\u2013882 (2021)","DOI":"10.1109\/DAC18074.2021.9586331"},{"issue":"10","key":"1_CR28","doi-asserted-by":"publisher","first-page":"2184","DOI":"10.1109\/TCAD.2020.3032625","volume":"40","author":"DS Marakkalage","year":"2020","unstructured":"Marakkalage, D.S., Testa, E., Riener, H., Mishchenko, A., Soeken, M., De Micheli, G.: Three-input gates for logic synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(10), 2184\u20132188 (2020)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"1_CR29","doi-asserted-by":"crossref","unstructured":"Amar\u00fa, L., Gaillardon, P.-E., De\u00a0Micheli, G.: Majority-inverter graph: a novel data-structure and algorithms for efficient logic optimization. In: Proceedings of the Design Automation Conference (2014)","DOI":"10.1145\/2593069.2593158"},{"issue":"7","key":"1_CR30","first-page":"1","volume":"28","author":"NK Katam","year":"2018","unstructured":"Katam, N.K., Pedram, M.: Logic optimization, complex cell design, and retiming of single flux quantum circuits. IEEE TASC 28(7), 1\u20139 (2018)","journal-title":"IEEE TASC"},{"issue":"5","key":"1_CR31","first-page":"1","volume":"30","author":"G Krylov","year":"2020","unstructured":"Krylov, G., Friedman, E.G.: Asynchronous dynamic single-flux quantum majority gates. IEEE TASC 30(5), 1\u20137 (2020)","journal-title":"IEEE TASC"},{"key":"1_CR32","doi-asserted-by":"crossref","unstructured":"Calvino, A.T., De\u00a0Micheli, G.: Depth-optimal buffer and splitter insertion and optimization in AQFP circuits. In: Proceedings of ASP-DAC, pp. 152\u2013158 (2023)","DOI":"10.1145\/3566097.3567895"},{"issue":"1\u20136","key":"1_CR33","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1007\/BF01759032","volume":"6","author":"CE Leiserson","year":"1991","unstructured":"Leiserson, C.E., Saxe, J.B.: Retiming synchronous circuitry. Algorithmica 6(1\u20136), 5\u201335 (1991)","journal-title":"Algorithmica"},{"key":"1_CR34","unstructured":"Soeken, M., et al.: The EPFL Logic Synthesis Libraries. arXiv:1805.05121v3 (2018)"},{"issue":"3","key":"1_CR35","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1145\/264995.264996","volume":"2","author":"L Benini","year":"1997","unstructured":"Benini, L., De Micheli, G.: A survey of boolean matching techniques for library binding. ACM Trans. Design Autom. Electr. Syst. 2(3), 193\u2013226 (1997)","journal-title":"ACM Trans. Design Autom. Electr. Syst."},{"issue":"3","key":"1_CR36","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/54.785838","volume":"16","author":"MC Hansen","year":"1999","unstructured":"Hansen, M.C., Yalcin, H., Hayes, J.P.: Unveiling the ISCAS-85 benchmarks: a case study in reverse engineering. IEEE Des. Test Comput. 16(3), 72\u201380 (1999)","journal-title":"IEEE Des. Test Comput."},{"key":"1_CR37","doi-asserted-by":"publisher","first-page":"1471","DOI":"10.1016\/S0921-4534(02)01759-8","volume":"378\u2013381","author":"S Yorozu","year":"2002","unstructured":"Yorozu, S., et al.: A single flux quantum standard logic cell library. Physica C: Superconductivity 378\u2013381, 1471\u20131474 (2002)","journal-title":"Physica C: Superconductivity"},{"key":"1_CR38","unstructured":"Amar\u00fa, L., Gaillardon, P.-E., De Micheli, G.: The EPFL combinational benchmark suite. In: Proceedings of IWLS (2015)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-70947-0_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T10:02:17Z","timestamp":1735380137000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-70947-0_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031709463","9783031709470"],"references-count":38,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-70947-0_1","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"29 December 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dubai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Arab Emirates","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 October 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 October 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/sites.google.com\/view\/vlsi-soc2023\/home?pli=1","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}