{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T17:07:42Z","timestamp":1743008862585,"version":"3.40.3"},"publisher-location":"Cham","reference-count":25,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031709463"},{"type":"electronic","value":"9783031709470"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-70947-0_15","type":"book-chapter","created":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T09:45:28Z","timestamp":1735379128000},"page":"299-318","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Enhancing the\u00a0Security of\u00a0IJTAG Network Using Inherently Secure SIB"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2931-5466","authenticated-orcid":false,"given":"Anjum","family":"Riaz","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2357-6382","authenticated-orcid":false,"given":"Gaurav","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9145-8938","authenticated-orcid":false,"given":"Pardeep","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3709-7956","authenticated-orcid":false,"given":"Yamuna","family":"Prasad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0186-1446","authenticated-orcid":false,"given":"Satyadev","family":"Ahlawat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,29]]},"reference":[{"doi-asserted-by":"crossref","unstructured":"Baranowski, R., Kochte, M.A., Wunderlich, H.J.: Fine-grained access management in reconfigurable scan networks. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. 34(6) (2015)","key":"15_CR1","DOI":"10.1109\/TCAD.2015.2391266"},{"unstructured":"Biryukov, A.: Known plaintext attack. In: Encyclopedia of Cryptography and Security (2005)","key":"15_CR2"},{"doi-asserted-by":"crossref","unstructured":"Das, A., Touba, N.A.: A graph theory approach towards IJTAG security via controlled scan chain isolation. In: IEEE 37th VLSI Test Symposium (VTS), pp.\u00a01\u20136 (2019)","key":"15_CR3","DOI":"10.1109\/VTS.2019.8758608"},{"unstructured":"DaSilva, F.: IEEE standard testability method for embedded core-based integrated circuits. IEEE Std 1500TM-2005 (2005)","key":"15_CR4"},{"doi-asserted-by":"crossref","unstructured":"De\u00a0Canniere, C., Preneel, B.: Trivium. In: New Stream Cipher Designs: The eSTREAM Finalists, pp. 244\u2013266. Springer (2008)","key":"15_CR5","DOI":"10.1007\/978-3-540-68351-3_18"},{"doi-asserted-by":"crossref","unstructured":"Dworak, J., Conroy, Z., Crouch, A., Potter, J.: Board security enhancement using new locking SIB-based architectures. In: International Test Conference (2014)","key":"15_CR6","DOI":"10.1109\/TEST.2014.7035355"},{"doi-asserted-by":"crossref","unstructured":"Dworak, J., Crouch, A.: A call to action: securing IEEE 1687 and the need for an IEEE test security standard. In: IEEE 33rd VLSI Test Symposium (VTS), pp.\u00a01\u20134 (2015)","key":"15_CR7","DOI":"10.1109\/VTS.2015.7116256"},{"doi-asserted-by":"crossref","unstructured":"Dworak, J., Crouch, A., Potter, J., Zygmontowicz, A., Thornton, M.: Don\u2019t forget to lock your SIB: hiding instruments using P1687. In: IEEE International Test Conference (ITC) (2013)","key":"15_CR8","DOI":"10.1109\/TEST.2013.6651903"},{"doi-asserted-by":"crossref","unstructured":"Elnaggar, R., Karri, R., Chakrabarty, K.: Security against data-sniffing and alteration attacks in IJTAG. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2020)","key":"15_CR9","DOI":"10.1109\/TCAD.2020.3019167"},{"doi-asserted-by":"crossref","unstructured":"Gupta, S., Crouch, A., Dworak, J., Engels, D.: Increasing IJTAG bandwidth and managing security through parallel locking-SIBs. In: IEEE International Test Conference (ITC), pp. 1\u201310. IEEE (2017)","key":"15_CR10","DOI":"10.1109\/TEST.2017.8242034"},{"unstructured":"IEEE Standards Association and others: IEEE standard for access and control of instrumentation embedded within a semiconductor device. IEEE Standard (2014)","key":"15_CR11"},{"unstructured":"IEEE Standards Association and others: IEEE standard for test access port and boundary-scan architecture. IEEE Std 1149 (2013)","key":"15_CR12"},{"doi-asserted-by":"crossref","unstructured":"Kan, S., Dworak, J., Dunham, J.G.: Echeloned IJTAG data protection. In: 2016 IEEE Asian Hardware-Oriented Security and Trust (AsianHOST), pp.\u00a01\u20136. IEEE (2016)","key":"15_CR13","DOI":"10.1109\/AsianHOST.2016.7835558"},{"doi-asserted-by":"crossref","unstructured":"Kumar, G., Riaz, A., Prasad, Y., Ahlawat, S.: On attacking IJTAG architecture based on locking sib with security LFSR. In: 28th IEEE International Symposium on On-Line Testing and Robust System Design (IOLTS), Torino, Italy (2022)","key":"15_CR14","DOI":"10.1109\/IOLTS56730.2022.9897172"},{"doi-asserted-by":"crossref","unstructured":"Kumar, G., Riaz, A., Prasad, Y., Ahlawat, S.: On attacking locking SIB based IJTAG architecture. In: Proceedings of the Great Lakes Symposium on VLSI 2022, GLSVLSI 2022, pp. 105\u2013109. Association for Computing Machinery (2022)","key":"15_CR15","DOI":"10.1145\/3526241.3530370"},{"doi-asserted-by":"publisher","unstructured":"Larsson, E., Xiang, Z., Murali, P.: Graceful degradation of reconfigurable scan networks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 29(7), 1475\u20131479 (2021). https:\/\/doi.org\/10.1109\/TVLSI.2021.3076593","key":"15_CR16","DOI":"10.1109\/TVLSI.2021.3076593"},{"doi-asserted-by":"publisher","unstructured":"Liu, H., Agrawal, V.D.: Securing IEEE 1687-2014 standard instrumentation access by LFSR key. In: 2015 IEEE 24th Asian Test Symposium (ATS), pp. 91\u201396 (2015https:\/\/doi.org\/10.1109\/ATS.2015.23","key":"15_CR17","DOI":"10.1109\/ATS.2015.23"},{"doi-asserted-by":"publisher","unstructured":"Maistri, P., Reynaud, V., Portolan, M., Leveugle, R.: Secure test with RSNs: seamless authenticated extended confidentiality. In: 2021 19th IEEE International New Circuits and Systems Conference (NEWCAS), pp.\u00a01\u20134 (2021).https:\/\/doi.org\/10.1109\/NEWCAS50681.2021.9462778","key":"15_CR18","DOI":"10.1109\/NEWCAS50681.2021.9462778"},{"doi-asserted-by":"crossref","unstructured":"Paar, C., Pelzl, J.: Understanding cryptography (2010). https:\/\/doi.org\/10.1007\/978-3-642-04101-3","key":"15_CR19","DOI":"10.1007\/978-3-642-04101-3"},{"doi-asserted-by":"crossref","unstructured":"Elnaggar, R., Karri, R., Chakrabarty, K.: Securing IJTAG against data-integrity attacks. In: IEEE 36th VLSI Test Symposium (VTS), pp.\u00a01\u20136 (2018)","key":"15_CR20","DOI":"10.1109\/VTS.2018.8368642"},{"doi-asserted-by":"crossref","unstructured":"Thiemann, B., Feiten, L., Raiola, P., Becker, B., Sauer, M.: On integrating lightweight encryption in reconfigurable scan networks. In: 2019 IEEE European Test Symposium (ETS), pp.\u00a01\u20136. IEEE (2019)","key":"15_CR21","DOI":"10.1109\/ETS.2019.8791543"},{"doi-asserted-by":"publisher","unstructured":"T\u0161ertov, A., et al.: A suite of IEEE 1687 benchmark networks. In: 2016 IEEE International Test Conference (ITC), pp. 1\u201310 (2016). https:\/\/doi.org\/10.1109\/TEST.2016.7805840","key":"15_CR22","DOI":"10.1109\/TEST.2016.7805840"},{"issue":"3","key":"15_CR23","doi-asserted-by":"publisher","first-page":"95","DOI":"10.1109\/MDAT.2019.2899064","volume":"36","author":"E Valea","year":"2019","unstructured":"Valea, E., Da Silva, M., Di Natale, G., Flottes, M.L., Rouzeyre, B.: A survey on security threats and countermeasures in IEEE test standards. IEEE Design Test 36(3), 95\u2013116 (2019). https:\/\/doi.org\/10.1109\/MDAT.2019.2899064","journal-title":"IEEE Design Test"},{"unstructured":"Yang, B., Wu, K., Karri, R.: Scan based side channel attack on dedicated hardware implementations of data encryption standard. In: 2004 International Conference on Test, pp. 339\u2013344. IEEE (2004)","key":"15_CR24"},{"doi-asserted-by":"crossref","unstructured":"Zygmontowicz, A., Dworak, J., Crouch, A., Potter, J.: Making it harder to unlock an LSIB: Honeytraps and misdirection in a P1687 network. In: Design, Automation & Test in Europe Conference & Exhibition (DATE) (2014)","key":"15_CR25","DOI":"10.7873\/DATE2014.208"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-70947-0_15","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T10:04:21Z","timestamp":1735380261000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-70947-0_15"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031709463","9783031709470"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-70947-0_15","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"29 December 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dubai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Arab Emirates","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 October 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 October 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/sites.google.com\/view\/vlsi-soc2023\/home?pli=1","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}