{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,27]],"date-time":"2025-03-27T06:07:31Z","timestamp":1743055651872,"version":"3.40.3"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031709463"},{"type":"electronic","value":"9783031709470"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-70947-0_3","type":"book-chapter","created":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T09:45:04Z","timestamp":1735379104000},"page":"45-71","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Leap of\u00a0Confidence: A Write-Intensity Aware Prudent Page Migration for\u00a0Hybrid Memories"],"prefix":"10.1007","author":[{"given":"N. S.","family":"Aswathy","sequence":"first","affiliation":[]},{"given":"Aishwarya","family":"Gupta","sequence":"additional","affiliation":[]},{"given":"Hemangee K.","family":"Kapoor","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2024,12,29]]},"reference":[{"issue":"2","key":"3_CR1","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"issue":"2","key":"3_CR2","doi-asserted-by":"publisher","first-page":"140","DOI":"10.1109\/LCA.2015.2402435","volume":"14","author":"M Poremba","year":"2015","unstructured":"Poremba, M., Zhang, T., Xie, Y.: NVMain 2.0: a user-friendly memory simulator to model (non-) volatile memory systems. IEEE Comput. Archit. Lett. 14(2), 140\u2013143 (2015)","journal-title":"IEEE Comput. Archit. Lett."},{"issue":"4","key":"3_CR3","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/1186736.1186737","volume":"34","author":"JL Henning","year":"2006","unstructured":"Henning, J.L.: SPEC CPU2006 benchmark descriptions. ACM SIGARCH Comput. Archit. News 34(4), 1\u201317 (2006)","journal-title":"ACM SIGARCH Comput. Archit. News"},{"key":"3_CR4","doi-asserted-by":"crossref","unstructured":"Bienia, C., Kumar, S., Singh, J.P., Li, K.: The parsec benchmark suite: characterization and architectural implications. In: Proceedings of the 17th International Conference on Parallel Architectures and Compilation Techniques, pp. 72\u201381 (2008)","DOI":"10.1145\/1454115.1454128"},{"issue":"2","key":"3_CR5","first-page":"110","volume":"4","author":"S Mittal","year":"2012","unstructured":"Mittal, S.: A survey of architectural techniques for dram power management. Int. J. High Perform. Syst. Archit. 4(2), 110\u2013119 (2012)","journal-title":"Int. J. High Perform. Syst. Archit."},{"issue":"3","key":"3_CR6","first-page":"19","volume":"1","author":"O Mutlu","year":"2014","unstructured":"Mutlu, O., Subramanian, L.: Research problems and opportunities in memory systems. Supercomput. Front. Innov. 1(3), 19\u201355 (2014)","journal-title":"Supercomput. Front. Innov."},{"issue":"8","key":"3_CR7","doi-asserted-by":"publisher","first-page":"1114","DOI":"10.1109\/TC.2019.2906597","volume":"68","author":"R Salkhordeh","year":"2019","unstructured":"Salkhordeh, R., Mutlu, O., Asadi, H.: An analytical model for performance and lifetime estimation of hybrid dram-nvm main memories. IEEE Trans. Comput. 68(8), 1114\u20131130 (2019)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR8","doi-asserted-by":"crossref","unstructured":"Tan, Y., Wang, B., Yan, Z., Deng, Q., Chen, X., Liu, D.: Uimigrate: adaptive data migration for hybrid non-volatile memory systems. In: IEEE Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 860\u2013865. IEEE (2019)","DOI":"10.23919\/DATE.2019.8715118"},{"issue":"1","key":"3_CR9","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3364179","volume":"16","author":"M Islam","year":"2020","unstructured":"Islam, M., Adavally, S., Scrbak, M., Kavi, K.: On-the-fly page migration and address reconciliation for heterogeneous memory systems. ACM J. Emerg. Technol. Comput. Syst. (JETC) 16(1), 1\u201327 (2020)","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"},{"key":"3_CR10","doi-asserted-by":"crossref","unstructured":"Kokolis, A., Skarlatos, D., Torrellas, J.: Pageseer: using page walks to trigger page swaps in hybrid memory systems. In: 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA), pp. 596\u2013608. IEEE (2019)","DOI":"10.1109\/HPCA.2019.00012"},{"key":"3_CR11","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Srinivasan, V., Rivers, J.A.: Scalable high performance main memory system using phase-change memory technology. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 24\u201333. ACM (2009)","DOI":"10.1145\/1555754.1555760"},{"key":"3_CR12","doi-asserted-by":"crossref","unstructured":"Park, H., Kim, C., Yoo, S., Park, C.: Filtering dirty data in dram to reduce pram writes. In: 2015 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp. 319\u2013324. IEEE (2015)","DOI":"10.1109\/VLSI-SoC.2015.7314437"},{"key":"3_CR13","doi-asserted-by":"crossref","unstructured":"Khouzani, H.A., Yang, C., Hu, J.: Improving performance and lifetime of dram-PCM hybrid main memory through a proactive page allocation strategy. In: The 20th Asia and South Pacific Design Automation Conference, pp. 508\u2013513. IEEE (2015)","DOI":"10.1109\/ASPDAC.2015.7059057"},{"issue":"3","key":"3_CR14","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3190856","volume":"17","author":"S-K Yoon","year":"2018","unstructured":"Yoon, S.-K., Yun, J., Kim, J.-G., Kim, S.-D.: Self-adaptive filtering algorithm with PCM-based memory storage system. ACM Trans. Embed. Comput. Syst. (TECS) 17(3), 1\u201323 (2018)","journal-title":"ACM Trans. Embed. Comput. Syst. (TECS)"},{"issue":"2","key":"3_CR15","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3310133","volume":"16","author":"X Wang","year":"2019","unstructured":"Wang, X., et al.: Supporting superpages and lightweight page migration in hybrid memory systems. ACM Trans. Archit. Code Optim. (TACO) 16(2), 1\u201326 (2019)","journal-title":"ACM Trans. Archit. Code Optim. (TACO)"},{"issue":"9","key":"3_CR16","doi-asserted-by":"publisher","first-page":"2187","DOI":"10.1109\/TC.2013.98","volume":"63","author":"S Lee","year":"2013","unstructured":"Lee, S., Bahn, H., Noh, S.H.: Clock-DWF: a write-history-aware page replacement algorithm for hybrid PCM and dram memory architectures. IEEE Trans. Comput. 63(9), 2187\u20132200 (2013)","journal-title":"IEEE Trans. Comput."},{"key":"3_CR17","doi-asserted-by":"crossref","unstructured":"Su, C., et al.: HPMC: an energy-aware management system of multi-level memory architectures. In: Proceedings of the 2015 International Symposium on Memory Systems, pp. 167\u2013178. ACM (2015)","DOI":"10.1145\/2818950.2818974"},{"key":"3_CR18","doi-asserted-by":"crossref","unstructured":"Salkhordeh, R., Asadi, H.: An operating system level data migration scheme in hybrid dram-NVM memory architecture. In: Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 936\u2013941. IEEE (2016)","DOI":"10.3850\/9783981537079_0605"},{"key":"3_CR19","doi-asserted-by":"crossref","unstructured":"Chen, X., et al.: The design of an efficient swap mechanism for hybrid dram-nvm systems. In: International Conference on Embedded Software (EMSOFT), pp. 1\u201310. IEEE (2016)","DOI":"10.1145\/2968478.2968497"},{"issue":"9","key":"3_CR20","doi-asserted-by":"publisher","first-page":"1401","DOI":"10.1109\/TC.2020.2973134","volume":"69","author":"H Liu","year":"2020","unstructured":"Liu, H., Liu, R., Liao, X., Jin, H., He, B., Zhang, Y.: Object-level memory allocation and migration in hybrid memory systems. IEEE Trans. Comput. 69(9), 1401\u20131413 (2020)","journal-title":"IEEE Trans. Comput."},{"issue":"7","key":"3_CR21","doi-asserted-by":"publisher","first-page":"1666","DOI":"10.1109\/TPDS.2021.3123539","volume":"33","author":"Y Fu","year":"2021","unstructured":"Fu, Y., Lu, Y., Chen, Z., Wu, Y., Xiao, N.: Design and simulation of content-aware hybrid dram-PCM memory system. IEEE Trans. Parallel Distrib. Syst. 33(7), 1666\u20131677 (2021)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"3_CR22","doi-asserted-by":"crossref","unstructured":"Peng, Z., Feng, D., Chen, J., Hu, J., Huang, C.: AGDM: an adaptive granularity data migration strategy for hybrid memory systems. In: 2023 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 1\u20136. IEEE (2023)","DOI":"10.23919\/DATE56975.2023.10137177"},{"key":"3_CR23","doi-asserted-by":"crossref","unstructured":"Li, Y., Ghose, S., Choi, J., Sun, J., Wang, H., Mutlu, O.: Utility-based hybrid memory management. In: 2017 IEEE International Conference on Cluster Computing (CLUSTER), pp. 152\u2013165. IEEE (2017)","DOI":"10.1109\/CLUSTER.2017.130"},{"key":"3_CR24","doi-asserted-by":"crossref","unstructured":"Aswathy, N.S., Bhavanasi, S., Sarkar, A., Kapoor, H.K.: SRS-Mig: selection and run-time scheduling of page migration for improved response time in hybrid PCM-dram memories. In: 2022 Proceedings of the Great Lakes Symposium on VLSI, pp. 217\u2013222 (2022)","DOI":"10.1145\/3526241.3530327"},{"key":"3_CR25","doi-asserted-by":"crossref","unstructured":"Gupta, A., Aswathy, N.S., Kapoor, H.K.: Look before you leap: an access-based prudent page migration for hybrid memories. In: 2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136. IEEE (2023)","DOI":"10.1109\/VLSI-SoC57769.2023.10321920"},{"key":"3_CR26","doi-asserted-by":"publisher","first-page":"101648","DOI":"10.1016\/j.sysarc.2019.101648","volume":"100","author":"SS Manohar","year":"2019","unstructured":"Manohar, S.S., Kapoor, H.K.: Dynamic reconfiguration of embedded-dram caches employing zero data detection based refresh optimisation. J. Syst. Architect. 100, 101648 (2019)","journal-title":"J. Syst. Architect."},{"key":"3_CR27","doi-asserted-by":"crossref","unstructured":"Lee, B.C., Ipek, E., Mutlu, O., Burger, D.: Architecting phase change memory as a scalable dram alternative. In: Proceedings of the 36th Annual International Symposium on Computer Architecture, pp. 2\u201313 (2009)","DOI":"10.1145\/1555754.1555758"},{"key":"3_CR28","doi-asserted-by":"crossref","unstructured":"Kotra, J.B., Zhang, H., Alameldeen, A.R., Wilkerson, C., Kandemir, M.T.: Chameleon: A dynamically reconfigurable heterogeneous memory system. In: 2018 51st Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 533\u2013545. IEEE (2018)","DOI":"10.1109\/MICRO.2018.00050"},{"key":"3_CR29","doi-asserted-by":"crossref","unstructured":"Vasilakis, E., Papaefstathiou, V., Trancoso, P., Sourdis, I.: LLC-guided data migration in hybrid memory systems. In: 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS), pp. 932\u2013942. IEEE (2019)","DOI":"10.1109\/IPDPS.2019.00101"},{"issue":"2","key":"3_CR30","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3444750","volume":"17","author":"S Adavally","year":"2021","unstructured":"Adavally, S., Islam, M., Kavi, K.: Dynamically adapting page migration policies based on applications\u2019 memory access behaviors. ACM J. Emerg. Technol. Comput. Syst. (JETC) 17(2), 1\u201324 (2021)","journal-title":"ACM J. Emerg. Technol. Comput. Syst. (JETC)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-70947-0_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T10:02:41Z","timestamp":1735380161000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-70947-0_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031709463","9783031709470"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-70947-0_3","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"29 December 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dubai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Arab Emirates","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 October 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 October 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/sites.google.com\/view\/vlsi-soc2023\/home?pli=1","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}