{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T16:19:44Z","timestamp":1742919584476,"version":"3.40.3"},"publisher-location":"Cham","reference-count":73,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031709463"},{"type":"electronic","value":"9783031709470"}],"license":[{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2024,1,1]],"date-time":"2024-01-01T00:00:00Z","timestamp":1704067200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024]]},"DOI":"10.1007\/978-3-031-70947-0_8","type":"book-chapter","created":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T09:44:42Z","timestamp":1735379082000},"page":"149-176","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Analyzing the\u00a0Reliability of\u00a0TCUs Through Micro-architecture and\u00a0Structural Evaluations for\u00a0Two Real Number Formats"],"prefix":"10.1007","author":[{"given":"Robert","family":"Limas Sierra","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Juan-David","family":"Guerrero-Balaguera","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Josie E.","family":"Rodriguez Condia","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Matteo","family":"Sonza Reorda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2024,12,29]]},"reference":[{"key":"8_CR1","doi-asserted-by":"publisher","first-page":"102561","DOI":"10.1016\/j.sysarc.2022.102561","volume":"129","author":"B Peccerillo","year":"2022","unstructured":"Peccerillo, B., et al.: A survey on hardware accelerators: taxonomy, trends, challenges, and perspectives. J. Syst. Architect. 129, 102561 (2022)","journal-title":"J. Syst. Architect."},{"issue":"2","key":"8_CR2","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3140659.3080246","volume":"45","author":"NP Jouppi","year":"2017","unstructured":"Jouppi, N.P., et al.: In-datacenter performance analysis of a tensor processing unit. SIGARCH Comput. Archit. News 45(2), 1\u201312 (2017)","journal-title":"SIGARCH Comput. Archit. News"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Raihan, M., et\u00a0al.: Modeling deep learning accelerator enabled GPUs. In: IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS), pp. 79\u201392 (2019)","DOI":"10.1109\/ISPASS.2019.00016"},{"key":"8_CR4","doi-asserted-by":"crossref","unstructured":"Lee, W.-K., et al.: Tensorcrypto: high throughput acceleration of lattice-based cryptography using tensor core on GPU. IEEE Access 10, 20 616-20 632 (2022)","DOI":"10.1109\/ACCESS.2022.3152217"},{"key":"8_CR5","doi-asserted-by":"crossref","unstructured":"Groth, S., et\u00a0al.: Efficient application of tensor core units for convolving images. Association for Computing Machinery (2021)","DOI":"10.1145\/3493229.3493305"},{"issue":"6","key":"8_CR6","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1109\/MM.2021.3113475","volume":"41","author":"WJ Dally","year":"2021","unstructured":"Dally, W.J., et al.: Evolution of the graphics processing unit (GPU). IEEE Micro 41(6), 42\u201351 (2021)","journal-title":"IEEE Micro"},{"key":"8_CR7","doi-asserted-by":"crossref","unstructured":"Oakden, T., et\u00a0al.: Graphics processing in virtual production. In: 2022 14th International Conference on Computer and Automation Engineering (ICCAE), pp. 61\u201364 (2022)","DOI":"10.1109\/ICCAE55086.2022.9762415"},{"key":"8_CR8","doi-asserted-by":"crossref","unstructured":"Gati, N.J., Yang, L.T., Feng, J., Mo, Y., Alazab, M.: Differentially private tensor train deep computation for internet of multimedia things. ACM Trans. Multimed. Comput. Commun. Appl. 16(3s), 1\u201320 (2020). https:\/\/dl.acm.org\/doi\/10.1145\/3421276","DOI":"10.1145\/3421276"},{"key":"8_CR9","doi-asserted-by":"crossref","unstructured":"Fu, C., Yang, Z., Liu, X.-Y., Yang, J., Walid, A., Yang, L.T.: Secure tensor decomposition for heterogeneous multimedia data in cloud computing. IEEE Trans. Comput. Soc. Syst. 7(1), 247\u2013260 (2020). https:\/\/ieeexplore.ieee.org\/document\/8960318\/","DOI":"10.1109\/TCSS.2019.2959948"},{"key":"8_CR10","doi-asserted-by":"crossref","unstructured":"Wang, H., Yang, W., Hu, R., Ouyang, R., Li, K., Li, K.: A novel parallel algorithm for sparse tensor matrix chain multiplication via TCU-acceleration. IEEE Trans. Parallel Distrib. Syst. 34(8), 2419\u20132432 (2023). https:\/\/ieeexplore.ieee.org\/document\/10159508\/","DOI":"10.1109\/TPDS.2023.3288520"},{"key":"8_CR11","doi-asserted-by":"crossref","unstructured":"Chen, H., Ahmad, F., Vorobyov, S., Porikli, F.: Tensor decompositions in wireless communications and MIMO radar. IEEE J. Sel. Top. Signal Process. 15(3), 438\u2013453 (2021). https:\/\/ieeexplore.ieee.org\/document\/9362250\/","DOI":"10.1109\/JSTSP.2021.3061937"},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Xu, H., Jiang, G., Yu, M., Zhu, Z., Bai, Y., Song, Y., Sun, H.: Tensor product and tensor-singular value decomposition based multi-exposure fusion of images. IEEE Trans. Multimed. 24, 3738\u20133753 (2022). https:\/\/ieeexplore.ieee.org\/document\/9522049\/","DOI":"10.1109\/TMM.2021.3106789"},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Sofuoglu, S.E., Aviyente, S.: Graph regularized tensor train decomposition. In: ICASSP 2020 - 2020 IEEE International Conference on Acoustics, Speech and Signal Processing (ICASSP), pp. 3912\u20133916. IEEE, Barcelona (2020). https:\/\/ieeexplore.ieee.org\/document\/9054032\/","DOI":"10.1109\/ICASSP40776.2020.9054032"},{"key":"8_CR14","doi-asserted-by":"crossref","unstructured":"Zeng, H., Xue, J., Luong, H.Q., Philips, W.: Multimodal core tensor factorization and its applications to low-rank tensor completion. IEEE Trans. Multimed. 25, 7010\u20137024 (2023). https:\/\/ieeexplore.ieee.org\/document\/9927348\/","DOI":"10.1109\/TMM.2022.3216746"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"Chen, L., Liu, Y., Zhu, C.: Robust tensor principal component analysis in all modes. In: 2018 IEEE International Conference on Multimedia and Expo (ICME), San Diego, CA, pp. 1\u20136. IEEE (2018). https:\/\/ieeexplore.ieee.org\/document\/8486550\/","DOI":"10.1109\/ICME.2018.8486550"},{"key":"8_CR16","doi-asserted-by":"crossref","unstructured":"Chang, S.Y., Wu, H.-C., Yan, K., Chen, X., Wu, Y.: Novel personalized multimedia recommendation systems using tensor singular-value-decomposition. In: 2023 IEEE International Symposium on Broadband Multimedia Systems and Broadcasting (BMSB), Beijing, China, pp. 1\u20137. IEEE (2023). https:\/\/ieeexplore.ieee.org\/document\/10211188\/","DOI":"10.1109\/BMSB58369.2023.10211188"},{"key":"8_CR17","unstructured":"Lee, A.: Train spotting: Startup gets on track with AI and nvidia Jetson to ensure safety, cost savings for railways (2022). https:\/\/resources.nvidia.com\/en-us-jetson-success\/rail-vision-startup-uses?lx=XRDs_y"},{"key":"8_CR18","unstructured":"Mariani, R.: Driving toward a safer future: NVIDIA achieves safety milestones with drive hyperion autonomous vehicle platform (2023). https:\/\/blogs.nvidia.com\/blog\/2023\/04\/20\/nvidia-drive-safety-milestones\/"},{"key":"8_CR19","unstructured":"IEEE. The international roadmap for devices and systems: 2022. In: Institute of Electrical and Electronics Engineers (IEEE) (2022)"},{"key":"8_CR20","doi-asserted-by":"crossref","unstructured":"Strojwas, A.J., et al.: Yield and reliability challenges at 7nm and below. In: 2019 Electron Devices Technology and Manufacturing Conference (EDTM), pp. 179\u2013181 (2019)","DOI":"10.1109\/EDTM.2019.8731146"},{"key":"8_CR21","doi-asserted-by":"crossref","unstructured":"Hochschild, P.H., et al.: Cores that don\u2019t count. In: Proceedings of the Workshop on Hot Topics in Operating Systems, HotOS 2021, New York, NY, USA, pp. 9\u201316. Association for Computing Machinery (2021). https:\/\/doi.org\/10.1145\/3458336.3465297","DOI":"10.1145\/3458336.3465297"},{"key":"8_CR22","unstructured":"Dixit, H.D., et al.: Silent data corruptions at scale. CoRR, vol. abs\/2102.11245 (2021). https:\/\/arxiv.org\/abs\/2102.11245"},{"key":"8_CR23","doi-asserted-by":"crossref","unstructured":"Constantinides, K., Mutlu, O., Austin, T., Bertacco, V.: Software-based online detection of hardware defects mechanisms, architectural support, and evaluation. In: 40th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO 2007), pp. 97\u2013108 (2007)","DOI":"10.1109\/MICRO.2007.34"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"Gizopoulos, D., Papadimitriou, G., Chatzopoulos, O.: Estimating the failures and silent errors rates of CPUs across ISAS and microarchitectures. In: 2023 IEEE International Test Conference (ITC), pp. 377\u2013382 (2023)","DOI":"10.1109\/ITC51656.2023.00056"},{"issue":"11","key":"8_CR25","doi-asserted-by":"publisher","first-page":"3072","DOI":"10.1109\/TC.2023.3285094","volume":"72","author":"G Papadimitriou","year":"2023","unstructured":"Papadimitriou, G., Gizopoulos, D.: Silent data corruptions: microarchitectural perspectives. IEEE Trans. Comput. 72(11), 3072\u20133085 (2023)","journal-title":"IEEE Trans. Comput."},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Zeng, Y., Huang, B.-Y., Zhang, H., Gupta, A., Malik, S.: Generating architecture-level abstractions from RTL designs for processors and accelerators part I: determining architectural state variables. In: 2021 IEEE\/ACM International Conference in Computer Aided Design (ICCAD), 1\u20139 (2021)","DOI":"10.1109\/ICCAD51958.2021.9643584"},{"key":"8_CR27","doi-asserted-by":"crossref","unstructured":"Libano, F., et\u00a0al.: On the reliability of Xilinx\u2019s deep processing unit and systolic arrays for matrix multiplication. In: 2020 20th European Conference on Radiation and its Effects on Components and Systems (RADECS), pp. 1\u20135 (2020)","DOI":"10.1109\/RADECS50773.2020.9857687"},{"issue":"3","key":"8_CR28","doi-asserted-by":"publisher","first-page":"995","DOI":"10.1109\/TPDS.2023.3237777","volume":"34","author":"P Omland","year":"2023","unstructured":"Omland, P., et al.: HPC hardware design reliability benchmarking with HDFIT. IEEE Trans. Parallel Distrib. Syst. 34(3), 995\u20131006 (2023)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"8_CR29","doi-asserted-by":"crossref","unstructured":"Rech, R.L., Rech, P.: Reliability of Google\u2019s tensor processing units for embedded applications. In: 2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 376\u2013381 (2022)","DOI":"10.23919\/DATE54114.2022.9774600"},{"key":"8_CR30","doi-asserted-by":"crossref","unstructured":"He, Y., et\u00a0al.: Understanding and mitigating hardware failures in deep learning training systems. In: Proceedings of the 50th Annual International Symposium on Computer Architecture, ISCA 2023. Association for Computing Machinery, New York (2023https:\/\/doi.org\/10.1145\/3579371.3589105","DOI":"10.1145\/3579371.3589105"},{"issue":"7","key":"8_CR31","doi-asserted-by":"publisher","first-page":"1560","DOI":"10.1109\/TNS.2020.2977583","volume":"67","author":"PM Basso","year":"2020","unstructured":"Basso, P.M., et al.: Impact of tensor cores and mixed precision on the reliability of matrix multiplication in GPUs. IEEE Trans. Nucl. Sci. 67(7), 1560\u20131565 (2020)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"8_CR32","doi-asserted-by":"crossref","unstructured":"Kundu, S., et\u00a0al.: Special session: Reliability analysis for AI\/ml hardware. In: 2021 IEEE 39th VLSI Test Symposium (VTS), pp. 1\u201310 (2021)","DOI":"10.1109\/VTS50974.2021.9441050"},{"issue":"11","key":"8_CR33","doi-asserted-by":"publisher","first-page":"3934","DOI":"10.1109\/TCAD.2022.3197540","volume":"41","author":"E Ozen","year":"2022","unstructured":"Ozen, E., Orailoglu, A.: Architecting decentralization and customizability in DNN accelerators for hardware defect adaptation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11), 3934\u20133945 (2022)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR34","doi-asserted-by":"crossref","unstructured":"Chaudhuri, A., et\u00a0al.: Special session: fault criticality assessment in AI accelerators. In: 2022 IEEE 40th VLSI Test Symposium (VTS), pp. 1\u20134 (2022)","DOI":"10.1109\/VTS52500.2021.9794215"},{"key":"8_CR35","doi-asserted-by":"crossref","unstructured":"Agarwal, U.K., Chan, A., Asgari, A., Pattabiraman, K.: Towards reliability assessment of systolic arrays against stuck-at faults. In: 2023 53rd Annual IEEE\/IFIP International Conference on Dependable Systems and Networks - Supplemental Volume (DSN-S), pp. 230\u2013236 (2023)","DOI":"10.1109\/DSN-S58398.2023.00063"},{"key":"8_CR36","doi-asserted-by":"crossref","unstructured":"Tan, J., et al.: Saca-FI: a microarchitecture-level fault injection framework for reliability analysis of systolic array based CNN accelerator. Future Gener. Comput. Syst. 147, 251\u2013264 (2023). https:\/\/www.sciencedirect.com\/science\/article\/pii\/S0167739X2300184X","DOI":"10.1016\/j.future.2023.05.009"},{"key":"8_CR37","doi-asserted-by":"crossref","unstructured":"Elliott, J., et\u00a0al.: Quantifying the impact of single bit flips on floating point arithmetic. North Carolina State University. Department of Computer Science, Technical report (2013)","DOI":"10.2172\/1089338"},{"key":"8_CR38","doi-asserted-by":"crossref","unstructured":"Fu, H., et\u00a0al.: Comparing floating-point and logarithmic number representations for reconfigurable acceleration. In: IEEE International Conference on Field Programmable Technology, pp. 337\u2013340 (2006)","DOI":"10.1109\/FPT.2006.270342"},{"key":"8_CR39","doi-asserted-by":"crossref","unstructured":"Haselman, M., et\u00a0al.: A comparison of floating point and logarithmic number systems for FPGAs. In: 13th Annual IEEE Symposium on Field-Programmable Custom Computing Machines (FCCM 2005), pp. 181\u2013190 (2005)","DOI":"10.1109\/FCCM.2005.6"},{"key":"8_CR40","doi-asserted-by":"crossref","unstructured":"Chugh, M., Parhami, B.: Logarithmic arithmetic as an alternative to floating-point: a review. In: 2013 Asilomar Conference on Signals, Systems and Computers, pp. 1139\u20131143 (2013)","DOI":"10.1109\/ACSSC.2013.6810472"},{"key":"8_CR41","doi-asserted-by":"crossref","unstructured":"Barrois, B., Sentieys, O.: Customizing fixed-point and floating-point arithmetic\u2014a case study in k-means clustering. In: IEEE International Workshop on Signal Processing Systems (SiPS), pp. 1\u20136 (2017)","DOI":"10.1109\/SiPS.2017.8109980"},{"issue":"10","key":"8_CR42","first-page":"3341","volume":"68","author":"V Gohil","year":"2021","unstructured":"Gohil, V., et al.: Fixed-posit: a floating-point representation for error-resilient applications. IEEE Trans. Circuits Syst. II Express Briefs 68(10), 3341\u20133345 (2021)","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"8_CR43","doi-asserted-by":"crossref","unstructured":"Schlueter, B., et\u00a0al.: Evaluating the resiliency of posits for scientific computing. In: Proceedings of the SC 2023 Workshops of the International Conference on High Performance Computing, Network, Storage, and Analysis, pp. 477\u2013487 (2023)","DOI":"10.1145\/3624062.3624116"},{"key":"8_CR44","doi-asserted-by":"crossref","unstructured":"Gavarini, G., et\u00a0al.: On the resilience of representative and novel data formats in CNNs. In: IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT), pp. 1\u20136 (2023)","DOI":"10.1109\/DFT59622.2023.10313551"},{"key":"8_CR45","doi-asserted-by":"crossref","unstructured":"Fatemi\u00a0Langroudi, S.H., Pandit, T., Kudithipudi, D.: Deep learning inference on embedded devices: fixed-point vs posit. In: 1st Workshop on Energy Efficient Machine Learning and Cognitive Computing for Embedded Applications (EMC2), pp. 19\u201323 (2018)","DOI":"10.1109\/EMC2.2018.00012"},{"key":"8_CR46","doi-asserted-by":"crossref","unstructured":"Alouani, I., et\u00a0al.: An investigation on inherent robustness of posit data representation. In: 34th International Conference on VLSI Design and 20th International Conference on Embedded Systems (VLSID), pp. 276\u2013281 (2021)","DOI":"10.1109\/VLSID51830.2021.00052"},{"key":"8_CR47","doi-asserted-by":"crossref","unstructured":"Limas\u00a0Sierra, R., et\u00a0al.: Analyzing the impact of different real number formats on the structural reliability of TCUs in GPUs. In: 2023 IFIP\/IEEE 31st International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u20136 (2023)","DOI":"10.1109\/VLSI-SoC57769.2023.10321881"},{"key":"8_CR48","doi-asserted-by":"crossref","unstructured":"Limas Sierra, R., Guerrero-Balaguera, J.-D., Condia, J.E.R., Sonza Reorda, M.: Exploring hardware fault impacts on different real number representations of the structural resilience of TCUs in GPUs. Electronics 13(3) (2024). https:\/\/www.mdpi.com\/2079-9292\/13\/3\/578","DOI":"10.3390\/electronics13030578"},{"key":"8_CR49","doi-asserted-by":"crossref","unstructured":"Mallas\u00e9n, D., Barrio, A.A.D., Prieto-Matias, M.: Big-percival: exploring the native use of 64-bit posit arithmetic in scientific computing (2023)","DOI":"10.1109\/TC.2024.3377890"},{"key":"8_CR50","doi-asserted-by":"crossref","unstructured":"Murillo, R., Del Barrio, A.A., Botella, G.: Customized posit adders and multipliers using the flopoco core generator. In: 2020 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20135 (2020)","DOI":"10.1109\/ISCAS45731.2020.9180771"},{"key":"8_CR51","unstructured":"Advanced Micro Devices, I.: Introducing AMD CDNA architecture the all-new AMD GPU architecture for the modern era of HPC & AI (2020)"},{"key":"8_CR52","doi-asserted-by":"crossref","unstructured":"Smith, A., James, N., AMD instinct MI200 series accelerator and node architectures. In: 2022 IEEE Hot Chips 34 Symposium (HCS), pp. 1\u201323. IEEE Computer Society (2022)","DOI":"10.1109\/HCS55958.2022.9895477"},{"key":"8_CR53","doi-asserted-by":"crossref","unstructured":"Jiang, H.: Intel\u2019s ponte vecchio GPU\u202f: architecture, systems & software. In: 2022 IEEE Hot Chips 34 Symposium (HCS), pp. 1\u201329. IEEE Computer Society (2022)","DOI":"10.1109\/HCS55958.2022.9895631"},{"key":"8_CR54","unstructured":"Boswell, B.R., et\u00a0al.: Generalized acceleration of matrix multiply accumulate operations. U.S. Patent and Trademark Office, US Patent 10,338,919 (2019)"},{"key":"8_CR55","doi-asserted-by":"crossref","unstructured":"Gebhart, M., et\u00a0al.: Energy-efficient mechanisms for managing thread context in throughput processors. In: 38th Annual International Symposium on Computer Architecture (ISCA), pp. 235\u2013246 (2011)","DOI":"10.1145\/2000064.2000093"},{"key":"8_CR56","unstructured":"IEEE standard for floating-point arithmetic. IEEE Std 754-2019 (Revision of IEEE 754-2008), pp. 1\u201384 (2019)"},{"key":"8_CR57","doi-asserted-by":"crossref","unstructured":"Gustafson, J.L., Yonemoto, I.T.: Beating floating point at its own game: posit arithmetic. Supercomput. Front. Innov.: Int. J. 4(2), 71\u201386 (2017)","DOI":"10.14529\/jsfi170206"},{"key":"8_CR58","unstructured":"Blundell, C., Cornebise, J., Kavukcuoglu, K., Wierstra, D.: Weight uncertainty in neural network. In: Bach, F., Blei, D. (eds.) Proceedings of the 32nd International Conference on Machine Learning. Proceedings of Machine Learning Research, Lille, France, 07\u201309 Jul 2015, , vol.\u00a037, pp. 1613\u20131622. PMLR (2015). https:\/\/proceedings.mlr.press\/v37\/blundell15.html"},{"key":"8_CR59","doi-asserted-by":"publisher","unstructured":"Lindstrom, P., et\u00a0al.: Universal coding of the reals: alternatives to IEEE floating point. In: Proceedings of the Conference for Next Generation Arithmetic, CoNGA 2018. Association for Computing Machinery, New York (2018). https:\/\/doi.org\/10.1145\/3190339.3190344","DOI":"10.1145\/3190339.3190344"},{"key":"8_CR60","doi-asserted-by":"crossref","unstructured":"Mishra, S.M., et al.: Comparison of floating-point representations for the efficient implementation of machine learning algorithms. In: 2022 32nd International Conference Radioelektronika (RADIOELEKTRONIKA), pp. 1\u20136 (2022)","DOI":"10.1109\/RADIOELEKTRONIKA54537.2022.9764927"},{"issue":"8","key":"8_CR61","doi-asserted-by":"publisher","first-page":"1668","DOI":"10.1109\/TNS.2021.3098845","volume":"68","author":"K Ito","year":"2021","unstructured":"Ito, K., et al.: Analyzing due errors on GPUs with neutron irradiation test and fault injection to control flow. IEEE Trans. Nucl. Sci. 68(8), 1668\u20131674 (2021)","journal-title":"IEEE Trans. Nucl. Sci."},{"key":"8_CR62","doi-asserted-by":"crossref","unstructured":"Benevenuti, F., et al.: Investigating the reliability impacts of neutron-induced soft errors in aerial image classification CNNs implemented in a softcore SRAM-based FPGA GPU. Microelectron. Reliab. 138, 114738 (2022). 33rd European Symposium on Reliability of Electron Devices, Failure Physics and Analysis","DOI":"10.1016\/j.microrel.2022.114738"},{"key":"8_CR63","doi-asserted-by":"crossref","unstructured":"Tsai, T., et\u00a0al.: NVBitFI: dynamic fault injection for GPUs. In: 2021 51st Annual IEEE\/IFIP International Conference on Dependable Systems and Networks (DSN), pp. 284\u2013291 (2021)","DOI":"10.1109\/DSN48987.2021.00041"},{"key":"8_CR64","doi-asserted-by":"crossref","unstructured":"Condia, J.E.R., et al.: A multi-level approach to evaluate the impact of GPU permanent faults on CNN\u2019s reliability. In: 2022 IEEE International Test Conference (ITC), pp. 278\u2013287 (2022)","DOI":"10.1109\/ITC50671.2022.00036"},{"key":"8_CR65","doi-asserted-by":"crossref","unstructured":"Previlon, F.G., et\u00a0al.: A comprehensive evaluation of the effects of input data on the resilience of GPU applications. In: 2019 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT) (2019)","DOI":"10.1109\/DFT.2019.8875269"},{"issue":"03","key":"8_CR66","doi-asserted-by":"publisher","first-page":"1241","DOI":"10.1109\/TETC.2022.3187199","volume":"10","author":"D Mallasen","year":"2022","unstructured":"Mallasen, D., et al.: Percival: open-source posit RISC-V core with quire capability. IEEE Trans. Emerg. Top. Comput. 10(03), 1241\u20131252 (2022)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"issue":"4","key":"8_CR67","doi-asserted-by":"publisher","first-page":"18","DOI":"10.1109\/MDT.2011.44","volume":"28","author":"F de Dinechin","year":"2011","unstructured":"de Dinechin, F., et al.: Designing custom arithmetic data paths with FloPoCo. IEEE Design Test Comput. 28(4), 18\u201327 (2011)","journal-title":"IEEE Design Test Comput."},{"key":"8_CR68","doi-asserted-by":"crossref","unstructured":"Martins, M., et\u00a0al.: Open cell library in 15nm freePDK technology. In: Proceedings of the 2015 Symposium on International Symposium on Physical Design. Proceedings of the International Symposium on Physical Design (ISPD 2015), pp. 171\u2013178 (2015)","DOI":"10.1145\/2717764.2717783"},{"key":"8_CR69","doi-asserted-by":"crossref","unstructured":"Gil, P., et\u00a0al.: Pin-level hardware fault injection techniques. In: Fault Injection Techniques and Tools for Embedded Systems reliability Evaluation, pp. 63\u201379 (2003). 978-0-306-48711-8","DOI":"10.1007\/0-306-48711-X_4"},{"key":"8_CR70","series-title":"ESPRIT Basic Research Series","doi-asserted-by":"publisher","first-page":"329","DOI":"10.1007\/978-3-642-79789-7_19","volume-title":"Predictably Dependable Computing Systems","author":"E Jenn","year":"1995","unstructured":"Jenn, E., Arlat, J., Rim\u00e9n, M., Ohlsson, J., Karlsson, J.: Fault injection into VHDL models: the MEFISTO tool. In: Randell, B., Laprie, J.C., Kopetz, H., Littlewood, B. (eds.) Predictably Dependable Computing Systems. ESPRIT Basic Research Series, pp. 329\u2013346. Springer, Heidelberg (1995). https:\/\/doi.org\/10.1007\/978-3-642-79789-7_19"},{"key":"8_CR71","doi-asserted-by":"crossref","unstructured":"\u010ce\u0161ka, M., Maty\u00e1\u0161, J., Mrazek, V., Vojnar, T.: Designing approximate arithmetic circuits with combined error constraints (2022)","DOI":"10.1109\/DSD57027.2022.00110"},{"issue":"12","key":"8_CR72","doi-asserted-by":"publisher","first-page":"2108","DOI":"10.1109\/JPROC.2020.3006451","volume":"108","author":"H Jiang","year":"2020","unstructured":"Jiang, H., Santiago, F.J.H., Mo, H., Liu, L., Han, J.: Approximate arithmetic circuits: a survey, characterization, and recent applications. Proc. IEEE 108(12), 2108\u20132135 (2020)","journal-title":"Proc. IEEE"},{"key":"8_CR73","unstructured":"Huang, J., Yu, C.D., van\u00a0de Geijn, R.A.: Implementing Strassen\u2019s algorithm with cutlass on NVIDIA Volta GPUs (2018)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC 2023: Innovations for Trustworthy Artificial Intelligence"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-70947-0_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T10:03:40Z","timestamp":1735380220000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-70947-0_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024]]},"ISBN":["9783031709463","9783031709470"],"references-count":73,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-70947-0_8","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"type":"print","value":"1868-4238"},{"type":"electronic","value":"1868-422X"}],"subject":[],"published":{"date-parts":[[2024]]},"assertion":[{"value":"29 December 2024","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dubai","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"United Arab Emirates","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2023","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 October 2023","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18 October 2023","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2023","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/sites.google.com\/view\/vlsi-soc2023\/home?pli=1","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}