{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,25]],"date-time":"2025-03-25T14:48:40Z","timestamp":1742914120611,"version":"3.40.3"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031783760"},{"type":"electronic","value":"9783031783777"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-78377-7_14","type":"book-chapter","created":{"date-parts":[[2025,1,27]],"date-time":"2025-01-27T15:59:37Z","timestamp":1737993577000},"page":"199-215","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["HyRPF: Hybrid RRAM Prototyping on\u00a0FPGA"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-0212-259X","authenticated-orcid":false,"given":"Daniel","family":"Reiser","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7298-8252","authenticated-orcid":false,"given":"Johannes","family":"Kn\u00f6dtel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-0305-2904","authenticated-orcid":false,"given":"Liliia","family":"Almeeva","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0003-7733-8907","authenticated-orcid":false,"given":"Jianan","family":"Wen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-5205-0398","authenticated-orcid":false,"given":"Andrea","family":"Baroni","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0267-0203","authenticated-orcid":false,"given":"Milo\u0161","family":"Krsti\u0107","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,1,28]]},"reference":[{"key":"14_CR1","doi-asserted-by":"publisher","unstructured":"Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: NVSIM: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 31(7), 994\u20131007 (2012). https:\/\/doi.org\/10.1109\/TCAD.2012.2185930","DOI":"10.1109\/TCAD.2012.2185930"},{"key":"14_CR2","doi-asserted-by":"crossref","unstructured":"Garani, S.S., Nadkarni, P.J., Raina, A.: Theory behind quantum error correcting codes: an overview. J. Indian Inst. Sci. 103(2), 449\u2013495 (2023)","DOI":"10.1007\/s41745-023-00392-7"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Harabi, K.E., et al.: A multimode hybrid memristor-CMOS prototyping platform supporting digital and analog projects. In: Proceedings of Asia and South Pacific Design Automation Conference, pp. 184\u2013185 (2023)","DOI":"10.1145\/3566097.3567944"},{"issue":"5","key":"14_CR4","doi-asserted-by":"publisher","first-page":"1884","DOI":"10.1109\/TED.2016.2545412","volume":"63","author":"Z Jiang","year":"2016","unstructured":"Jiang, Z., et al.: A compact model for metal-oxide resistive random access memory with experiment verification. IEEE Trans. Electron Devices 63(5), 1884\u20131892 (2016). https:\/\/doi.org\/10.1109\/TED.2016.2545412","journal-title":"IEEE Trans. Electron Devices"},{"key":"14_CR5","doi-asserted-by":"publisher","unstructured":"Kvatinsky, S., Ramadan, M., Friedman, E.G., Kolodny, A.: VTeam: a general model for voltage-controlled memristors. IEEE Trans. Circuits Syst. II: Express Briefs 62(8), 786\u2013790 (2015). https:\/\/doi.org\/10.1109\/TCSII.2015.2433536","DOI":"10.1109\/TCSII.2015.2433536"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Lee, M.K.F., et al.: A system-level simulator for RRAM-based neuromorphic computing chips. ACM Trans. Archit. Code Optim. (TACO) 15(4), 1\u201324 (2019)","DOI":"10.1145\/3291054"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"Liu, Q., et\u00a0al.: 33.2 a fully integrated analog reram based 78.4 tops\/w compute-in-memory chip with fully parallel mac computing. In: 2020 IEEE International Solid-State Circuits Conference (ISSCC), pp. 500\u2013502. IEEE (2020)","DOI":"10.1109\/ISSCC19947.2020.9062953"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Luo, T., et al.: An FPGA-based hardware emulator for neuromorphic chip with RRAM. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 39(2), 438\u2013450 (2018)","DOI":"10.1109\/TCAD.2018.2889670"},{"issue":"6","key":"14_CR9","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1109\/MC.2010.334","volume":"44","author":"N Mukherjee","year":"2011","unstructured":"Mukherjee, N., Rajski, J., Mrugalski, G., Pogiel, A., Tyszer, J.: Ring generator: an ultimate linear feedback shift register. Computer 44(6), 64\u201371 (2011). https:\/\/doi.org\/10.1109\/MC.2010.334","journal-title":"Computer"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Reiser, D., Chen, J., Kn\u00f6dtel, J., Baroni, A., Krstic, M., Reichenbach, M.: Design and analysis of an adaptive radiation resilient RRAM subsystem for processing systems in satellites. In: Memory-centric Computing for Data-Intensive Workloads in Design Automation for Embedded Systems (2024)","DOI":"10.1007\/s10617-024-09285-z"},{"key":"14_CR11","doi-asserted-by":"publisher","unstructured":"Reiser, D., et al.: Technology-aware drift resilience analysis of RRAM crossbar array configurations. In: 2023 21st IEEE Interregional NEWCAS Conference (NEWCAS), pp.\u00a01\u20135 (2023). https:\/\/doi.org\/10.1109\/NEWCAS57931.2023.10198076","DOI":"10.1109\/NEWCAS57931.2023.10198076"},{"issue":"9","key":"14_CR12","doi-asserted-by":"publisher","first-page":"10648","DOI":"10.1021\/acsami.9b21530","volume":"12","author":"S Roy","year":"2020","unstructured":"Roy, S., et al.: Toward a reliable synaptic simulation using Al-doped HfO2 RRAM. ACS Appl. Mater. Interfaces 12(9), 10648\u201310656 (2020)","journal-title":"ACS Appl. Mater. Interfaces"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Ruffini, S., Caronti, L., Y\u0131ld\u0131r\u0131m, K.S., Brunelli, D.: Norm: an FPGA-based non-volatile memory emulation framework for intermittent computing. ACM J. Emerg. Technol. Comput. Syst. (JETC) 18(4), 1\u201318 (2022)","DOI":"10.1145\/3517812"},{"key":"14_CR14","doi-asserted-by":"publisher","first-page":"117736","DOI":"10.1109\/ACCESS.2020.3004535","volume":"8","author":"MF Tolba","year":"2020","unstructured":"Tolba, M.F., Halawani, Y., Saleh, H., Mohammad, B., Al-Qutayri, M.: FPGA-based memristor emulator circuit for binary convolutional neural networks. IEEE Access 8, 117736\u2013117745 (2020)","journal-title":"IEEE Access"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Watson, J., Castro, G.: A review of high-temperature electronics technology and applications. J. Mater. Sci.: Mater. Electron. 26, 9226\u20139235 (2015)","DOI":"10.1007\/s10854-015-3459-4"},{"key":"14_CR16","doi-asserted-by":"crossref","unstructured":"Wen, J., et al.: Cycle-accurate FPGA emulation of RRAM crossbar array: efficient device and variability modeling with energy consumption assessment. In: Latin American Test Symposium (LATS) 2024 (2024)","DOI":"10.1109\/LATS62223.2024.10534601"}],"container-title":["Lecture Notes in Computer Science","Embedded Computer Systems: Architectures, Modeling, and Simulation"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-78377-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,27]],"date-time":"2025-01-27T15:59:43Z","timestamp":1737993583000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-78377-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031783760","9783031783777"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-78377-7_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"28 January 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"SAMOS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Embedded Computer Systems: Architectures, Modeling, and Simulation","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Samos","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Greece","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 June 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 July 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"samos2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/samos-conference.com\/wp\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}