{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,8]],"date-time":"2026-04-08T16:25:41Z","timestamp":1775665541947,"version":"3.50.1"},"publisher-location":"Cham","reference-count":25,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031840999","type":"print"},{"value":"9783031841002","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-84100-2_32","type":"book-chapter","created":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T00:00:06Z","timestamp":1741392006000},"page":"269-276","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["fence.t.s: Closing Timing Channels in\u00a0High-Performance Out-of-Order Cores Through ISA-Supported Temporal Partitioning"],"prefix":"10.1007","author":[{"given":"Nils","family":"Wistoff","sequence":"first","affiliation":[]},{"given":"Gernot","family":"Heiser","sequence":"additional","affiliation":[]},{"given":"Luca","family":"Benini","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,3,8]]},"reference":[{"key":"32_CR1","doi-asserted-by":"crossref","unstructured":"Kocher, P. et\u00a0al.: Spectre attacks: Exploiting speculative execution. In: IEEE S &P. (2019) 1\u201319","DOI":"10.1109\/SP.2019.00002"},{"key":"32_CR2","unstructured":"Page, D.: Partitioned cache architecture as a side-channel defence mechanism. IACR Cryptology ePrint Archive (2005)"},{"key":"32_CR3","doi-asserted-by":"crossref","unstructured":"Domnitser, L. et\u00a0al.: Non-monopolizable caches: Low-complexity mitigation of cache side channel attacks. ACM TACO 8 (2012) 35:1\u201335:21","DOI":"10.1145\/2086696.2086714"},{"key":"32_CR4","doi-asserted-by":"crossref","unstructured":"Kiriansky, V. et\u00a0al.: Dawg: A defense against cache timing attacks in speculative execution processors. In: IEEE\/ACM MICRO. (2018) 974\u2013987","DOI":"10.1109\/MICRO.2018.00083"},{"key":"32_CR5","doi-asserted-by":"crossref","unstructured":"Wang, Z. et\u00a0al.: New cache designs for thwarting software cache-based side channel attacks. In: IEEE\/ACM ISCA. (2007) 494\u2013505","DOI":"10.1145\/1250662.1250723"},{"key":"32_CR6","doi-asserted-by":"crossref","unstructured":"Qureshi, M.\u00a0K.: CEASER: Mitigating conflict-based cache attacks via encrypted-address and remapping. IEEE\/ACM MICRO (2018) 775\u2013787","DOI":"10.1109\/MICRO.2018.00068"},{"key":"32_CR7","unstructured":"Werner, M. et\u00a0al.: SCATTERCACHE: Thwarting cache attacks via cache set randomization. In: USENIX SEC. (2019) 675\u2013692"},{"key":"32_CR8","doi-asserted-by":"crossref","unstructured":"Ge, Q. et\u00a0al.: No security without time protection: We need a new hardware-software contract. In: ACM APSys. (2018) 1:1\u20131:9","DOI":"10.1145\/3265723.3265724"},{"key":"32_CR9","doi-asserted-by":"crossref","unstructured":"Ge, Q. et\u00a0al.: Time protection: The missing OS abstraction. In: ACM EuroSys. (2019) 1:1\u20131:17","DOI":"10.1145\/3302424.3303976"},{"key":"32_CR10","doi-asserted-by":"crossref","unstructured":"Wistoff, N. et\u00a0al.: Microarchitectural timing channels and their prevention on an open-source 64-bit RISC-V core. In: DATE. (2021) 627\u2013632","DOI":"10.23919\/DATE51398.2021.9474214"},{"issue":"5","key":"32_CR11","doi-asserted-by":"publisher","first-page":"1420","DOI":"10.1109\/TC.2022.3212636","volume":"72","author":"N Wistoff","year":"2023","unstructured":"Wistoff, N. et\u00a0al.: Systematic prevention of on-core timing channels by full temporal partitioning. IEEE. Trans. Comput. 72(5) (2023) 1420\u20131430","journal-title":"IEEE. Trans. Comput."},{"key":"32_CR12","doi-asserted-by":"crossref","unstructured":"Escouteloup, M. et\u00a0al.: Under the dome: preventing hardware timing information leakage. In: CARDIS. (2021) 1\u201320","DOI":"10.1007\/978-3-030-97348-3_13"},{"key":"32_CR13","doi-asserted-by":"publisher","first-page":"613","DOI":"10.1145\/362375.362389","volume":"16","author":"BW Lampson","year":"1973","unstructured":"Lampson, B.\u00a0W.: A note on the confinement problem. Commun. ACM 16 (1973) 613\u2013615","journal-title":"Commun. ACM"},{"key":"32_CR14","doi-asserted-by":"crossref","unstructured":"Hu, W.-M.: Lattice scheduling and covert channels. In: IEEE S &P. (1992) 52\u201361","DOI":"10.1109\/RISP.1992.213271"},{"key":"32_CR15","unstructured":"Percival, C.: Cache missing for fun and profit. In: BSDCan. (2005)"},{"key":"32_CR16","doi-asserted-by":"crossref","unstructured":"Ac\u0131i\u00e7mez, O.: Yet another microarchitectural attack: Exploiting i-cache. In: ACM CSAW. (2007) 11\u201318","DOI":"10.1145\/1314466.1314469"},{"key":"32_CR17","doi-asserted-by":"crossref","unstructured":"Ac\u0131i\u00e7mez, O. et\u00a0al.: Predicting secret keys via branch prediction. In: CT-RSA. (2007) 225\u2013242","DOI":"10.1007\/11967668_15"},{"issue":"4","key":"32_CR18","doi-asserted-by":"publisher","first-page":"338","DOI":"10.1145\/138873.138876","volume":"10","author":"RE Kessler","year":"1992","unstructured":"Kessler, R.\u00a0E. et\u00a0al.: Page placement algorithms for large real-indexed caches. ACM TOCS 10(4) (1992) 338\u2013359","journal-title":"ACM TOCS"},{"key":"32_CR19","doi-asserted-by":"crossref","unstructured":"Chen, C. et\u00a0al.: Xuantie-910: A commercial multi-core 12-stage pipeline out-of-order 64-bit high performance RISC-V processor with vector extension : Industrial product. In: ACM\/IEEE ISCA. (2020) 52\u201364","DOI":"10.1109\/ISCA45697.2020.00016"},{"key":"32_CR20","unstructured":"T-Head Semiconductor Co., Ltd.: OpenC910 core (2021) https:\/\/github.com\/T-head-Semi\/openc910."},{"key":"32_CR21","doi-asserted-by":"crossref","unstructured":"May, D. et\u00a0al.: Random register renaming to foil DPA. In: CHES. (2001) 28\u201338","DOI":"10.1007\/3-540-44709-1_4"},{"key":"32_CR22","doi-asserted-by":"crossref","unstructured":"Klein, G. et\u00a0al.: Comprehensive formal verification of an OS microkernel. ACM TOCS 32(1) (2014) 2:1\u20132:70","DOI":"10.1145\/2560537"},{"key":"32_CR23","doi-asserted-by":"crossref","unstructured":"Chothia, T. et\u00a0al.: A tool for estimating information leakage. In: CAV. (2013) 690\u2013695","DOI":"10.1007\/978-3-642-39799-8_47"},{"key":"32_CR24","doi-asserted-by":"publisher","first-page":"379","DOI":"10.1002\/j.1538-7305.1948.tb01338.x","volume":"27","author":"CE Shannon","year":"1948","unstructured":"Shannon, C.\u00a0E.: A mathematical theory of communication. Bell Labs Tech. J. 27 (1948) 379\u2013423","journal-title":"Bell Labs Tech. J."},{"issue":"2","key":"32_CR25","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1145\/225830.223990","volume":"23","author":"SC Woo","year":"1995","unstructured":"Woo, S.\u00a0C. et\u00a0al.: The splash-2 programs: Characterization and methodological considerations. ACM SIGARCH Comput. Archit. News 23(2) (1995) 24\u201336","journal-title":"ACM SIGARCH Comput. Archit. News"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-84100-2_32","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T00:00:14Z","timestamp":1741392014000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-84100-2_32"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031840999","9783031841002"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-84100-2_32","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"value":"1876-1100","type":"print"},{"value":"1876-1119","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"8 March 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ApplePies","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Applications in Electronics Pervading Industry, Environment and Society","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Turin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 September 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 September 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"applepies2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}