{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,26]],"date-time":"2025-03-26T12:49:45Z","timestamp":1742993385365,"version":"3.40.3"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031840999"},{"type":"electronic","value":"9783031841002"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-84100-2_56","type":"book-chapter","created":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T00:01:00Z","timestamp":1741392060000},"page":"474-480","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Architecture and FPGA Implementation of Digital Time-to-Digital Converter for Sensing Applications"],"prefix":"10.1007","author":[{"given":"Zeinab","family":"Hijazi","sequence":"first","affiliation":[]},{"given":"Fatima","family":"Bzeih","sequence":"additional","affiliation":[]},{"given":"Ali","family":"Ibrahim","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,3,8]]},"reference":[{"key":"56_CR1","doi-asserted-by":"publisher","unstructured":"Y. -M. Hong and T. -H. Lin, \u201cA Sub-Sampling Phase-Locked Loop with a TDC-Based Frequency-Locked Loop,\u201d 2023 International VLSI Symposium on Technology, Systems and Applications (VLSI-TSA\/VLSI-DAT), HsinChu, Taiwan, 2023, pp. 1-4, https:\/\/doi.org\/10.1109\/VLSI-TSA\/VLSI-DAT57221.2023.10134118.","DOI":"10.1109\/VLSI-TSA\/VLSI-DAT57221.2023.10134118"},{"key":"56_CR2","doi-asserted-by":"publisher","unstructured":"I. Malass, W. Uhring, J. -P. Le Normand, N. Dumas and F. D. ICube, \u201cA hybrid time to digital converter based on digital delay locked loop and analog time to amplitude converter,\u201d 2017 29th International Conference on Microelectronics (ICM), Beirut, Lebanon, 2017, pp. 1-4, https:\/\/doi.org\/10.1109\/ICM.2017.8268866.","DOI":"10.1109\/ICM.2017.8268866"},{"key":"56_CR3","doi-asserted-by":"publisher","unstructured":"Zeinab Hijazi, Marco Grassi, Daniele D. Caviglia, Maurizio Valle, Time-based calibration-less read-out circuit for interfacing wide range MOX gas sensors, Integration, Volume 63, 2018, Pages 232-239, ISSN 0167-9260, https:\/\/doi.org\/10.1016\/j.vlsi.2018.05.004.","DOI":"10.1016\/j.vlsi.2018.05.004"},{"key":"56_CR4","doi-asserted-by":"publisher","unstructured":"M. Arredondo-Vel\u00e1zquez, L. Rebolledo-Herrera, H. Zepeda-Fern\u00e1ndez and E. Moreno-Barbosa, \u201cTrimmed-TDL-Based TDC Architecture for Time-of-Flight Measurements Tested on a Cyclone V FPGA,\u201d in IEEE Transactions on Instrumentation and Measurement, vol. 72, pp. 1-9, 2023, Art no. 2003309, https:\/\/doi.org\/10.1109\/TIM.2023.3267566.","DOI":"10.1109\/TIM.2023.3267566"},{"key":"56_CR5","doi-asserted-by":"crossref","unstructured":"M. Kanoun, L. Arpin, V. P. Rheaume, M. A. T\u00e9treault, Y. B\u00e9rub\u00e9Lauzi\u00e8re and R. Fontaine, \u201cA 10-bit, 3 ps rms precision time-to-digital converter for diffuse optical tomography measurements,\u201d Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference on, Marseille, 2014, pp. 554-557.","DOI":"10.1109\/ICECS.2014.7050045"},{"key":"56_CR6","doi-asserted-by":"crossref","unstructured":"Minas, N.; Kinniment, D.; Heron, K.; Russell, G., \u201cA High Resolution Flash Time-to-Digital Converter Taking Into Account Process Variability,\u201d Asynchronous Circuits and Systems, 2007. ASYNC 2007. 13th IEEE International Symposium on, vol., no., pp.163,174, 12-14 March 2007.","DOI":"10.1109\/ASYNC.2007.7"},{"key":"56_CR7","doi-asserted-by":"publisher","unstructured":"P. Chen et al., \u201cA 1-ps Bin Size 4.87-ps Resolution FPGA Time-to-Digital Converter Based on Phase Wrapping Sorting and Selection,\u201d in IEEE Access, vol. 10, pp. 126429-126439, 2022, https:\/\/doi.org\/10.1109\/ACCESS.2022.3225873.","DOI":"10.1109\/ACCESS.2022.3225873"},{"key":"56_CR8","doi-asserted-by":"crossref","unstructured":"P. Chen, J.-T. Lan, R.-T. Wang, N. My Qui, J. C. J. S. Marquez, S. Kajihara, and Y. Miyake \u2018'High-precision PLL delay matrix with overclocking and double data rate for accurate FPGA time-to-digital converters,'\u2019 IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 28, no. 4, pp. 904.913, Apr. 2020.","DOI":"10.1109\/TVLSI.2019.2962606"},{"key":"56_CR9","doi-asserted-by":"crossref","unstructured":"Y. Wang, Q. Cao, and C. Liu, \u2018'A multi-chain merged tapped delay line for high precision time-to-digital converters in FPGAs,'\u2019 IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 65, no. 1, pp. 96.100, Jan. 2018.","DOI":"10.1109\/TCSII.2017.2698479"},{"key":"56_CR10","doi-asserted-by":"crossref","unstructured":"P. Chen, Y.-Y. Hsiao, Y.-S. Chung, W. X. Tsai, and J.-M. Lin, \u2018'A 2.5-ps bin size and 6.7-ps resolution FPGA time-to-digital converter based on delay wrapping and averaging,'\u2019 IEEE Trans. Very Large Scale Integr. (VLSI) Syst., vol. 25, no. 1, pp. 114.124, Jan. 2017.","DOI":"10.1109\/TVLSI.2016.2569626"},{"key":"56_CR11","doi-asserted-by":"crossref","unstructured":"N. Lusardi, S. Salgaro, A. Costa, N. Corna, G. Garzetti, E. Ronconi, and A. Geraci, \u2018'High-channel count FPGA-based single-phase shift-clock fast-counter time-to-digital converter,'\u2019 in Proc. IEEE Nucl. Sci. Symp. Med. Imag. Conf. (NSS\/MIC), Oct. 2021, pp. 1.4.","DOI":"10.1109\/NSS\/MIC44867.2021.9875493"},{"key":"56_CR12","doi-asserted-by":"crossref","unstructured":"W. Yonggang, L. Chong, and Z. Wensong, \u2018'Two novel designs of multi-phase clocked ultra-high speed time counter on FPGA for TDC implementation,'\u2019 in Proc. IEEE Nucl. Sci. Symp. Med. Imag. Conf. (NSS\/MIC), Nov. 2013, pp. 1.4.","DOI":"10.1109\/NSSMIC.2013.6829534"},{"key":"56_CR13","doi-asserted-by":"crossref","unstructured":"Y.-H. Chen, \u2018'A high resolution FPGA-based merged delay line TDC with nonlinearity calibration,'\u2019 in Proc. IEEE Int. Symp. Circuits Syst. (ISCAS), May 2013, pp. 2432.2435.","DOI":"10.1109\/ISCAS.2013.6572370"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-84100-2_56","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,3,8]],"date-time":"2025-03-08T00:01:07Z","timestamp":1741392067000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-84100-2_56"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031840999","9783031841002"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-84100-2_56","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"type":"print","value":"1876-1100"},{"type":"electronic","value":"1876-1119"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"8 March 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ApplePies","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Applications in Electronics Pervading Industry, Environment and Society","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Turin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19 September 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 September 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"applepies2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}