{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:02:35Z","timestamp":1781884955442,"version":"3.54.5"},"publisher-location":"Cham","reference-count":16,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031878961","type":"print"},{"value":"9783031878978","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-87897-8_1","type":"book-chapter","created":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T13:37:52Z","timestamp":1743514672000},"page":"3-15","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["CSD-Driven Speedup in\u00a0RISC-V Processor"],"prefix":"10.1007","author":[{"given":"Farhad","family":"Ebrahimiazandaryani","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,4,1]]},"reference":[{"key":"1_CR1","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"3","author":"A Avizienis","year":"1961","unstructured":"Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. 3, 389\u2013400 (1961)","journal-title":"IRE Trans. Electron. Comput."},{"issue":"1","key":"1_CR2","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/12.46283","volume":"39","author":"B Parhami","year":"1990","unstructured":"Parhami, B.: Generalized signed-digit number systems: a unifying framework for redundant number representations. IEEE Trans. Comput. 39(1), 89\u201398 (1990)","journal-title":"IEEE Trans. Comput."},{"key":"1_CR3","unstructured":"Hashemian, R.: A new method for conversion of a 2\u2019s complement to canonic signed digit number system and its representation. In: Conference Record of the Thirtieth Asilomar Conference on Signals, Systems and Computers. IEEE (1996)"},{"key":"1_CR4","doi-asserted-by":"publisher","first-page":"43684","DOI":"10.1109\/ACCESS.2021.3063238","volume":"9","author":"M Reichenbach","year":"2021","unstructured":"Reichenbach, M., Kn\u00f6dtel, J., Rachuj, S., Fey, D.: RISC-V3: a RISC-V compatible CPU with a data path based on redundant number systems. IEEE Access 9, 43684\u201343700 (2021)","journal-title":"IEEE Access"},{"issue":"9","key":"1_CR5","doi-asserted-by":"publisher","first-page":"1090","DOI":"10.1016\/j.mejo.2011.06.006","volume":"42","author":"GA Ruiz","year":"2011","unstructured":"Ruiz, G.A., Granda, M.: Efficient canonic signed digit recoding. Microelectron. J. 42(9), 1090\u20131097 (2011)","journal-title":"Microelectron. J."},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Karthikeyan, S., Reddy, M.C.K., Monica, P.R.: Design of CNTFET-Based ternary control unit and memory for a ternary processor. In: 2017 International Conference on Microelectronic Devices, Circuits, and Systems (ICMDCS), pp. 1\u20134. IEEE (2017)","DOI":"10.1109\/ICMDCS.2017.8211568"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Kam, D., et al.: Design and evaluation frameworks for advanced riscbased ternary processor. In: 2022 Design, Automation Test in Europe Conference Exhibition (DATE). IEEE (2022)","DOI":"10.23919\/DATE54114.2022.9774584"},{"issue":"102","key":"1_CR8","first-page":"102","volume":"16","author":"ML Kiran","year":"2021","unstructured":"Kiran, M.L., Nikhileswar, K., Ramanaiah, K.V.: FPGA implementation of CSD-based NN image compression architecture. ICTACT J. Microelectron. 16(102), 102 (2021)","journal-title":"ICTACT J. Microelectron."},{"key":"1_CR9","doi-asserted-by":"publisher","first-page":"3433","DOI":"10.1007\/s11277-021-09296-0","volume":"123","author":"AK Srivastava","year":"2022","unstructured":"Srivastava, A.K., Raj, K.: An efficient FIR filter based on hardware sharing architecture using CSD coefficient grouping for wireless applications. Wireless Pers. Commun. 123, 3433\u20133448 (2022)","journal-title":"Wireless Pers. Commun."},{"issue":"5\u20136","key":"1_CR10","doi-asserted-by":"publisher","first-page":"501","DOI":"10.1016\/S0026-2692(01)00137-9","volume":"33","author":"H Lee","year":"2002","unstructured":"Lee, H., Sobelman, G.E.: FPGA-based digit-serial CSD FIR filter for image signal format conversion. Microelectron. J. 33(5\u20136), 501\u2013508 (2002)","journal-title":"Microelectron. J."},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Azandaryani, F.E., Fey, D.: ExTern: boosting RISC-V core performance using ternary encoding, Microprocessors and Microsystems. 107 (2024). https:\/\/doi.org\/10.1016\/j.micpro.2024.105058","DOI":"10.1016\/j.micpro.2024.105058"},{"key":"1_CR12","unstructured":"Skordal, K.K, Siorpaes, D., Cotret, P., Thomas, J.: Potato Project (2023). https:\/\/opencores.org\/projects\/potato"},{"key":"1_CR13","unstructured":"Guthaus, M.R., et al.: MiBench: a free, commercially representative embedded benchmark suite. In: Proceedings of the Fourth Annual IEEE International Workshop on Workload Characterization. WWC-4 (Cat. No. 01EX538). IEEE (2001)"},{"issue":"10","key":"1_CR14","doi-asserted-by":"publisher","first-page":"1013","DOI":"10.1145\/358274.358283","volume":"27","author":"RP Weicker","year":"1984","unstructured":"Weicker, R.P.: Dhrystone: a synthetic systems programming benchmark. Commun. ACM 27(10), 1013\u20131030 (1984)","journal-title":"Commun. ACM"},{"key":"1_CR15","unstructured":"Hofmann, J., Eitzinger, J., Fey, D.: Execution-cache-memory performance model: introduction and validation (2015). arXiv preprint arXiv:1509.03118"},{"issue":"8","key":"1_CR16","doi-asserted-by":"publisher","first-page":"42","DOI":"10.1145\/2858788.2688513","volume":"50","author":"AR Benson","year":"2015","unstructured":"Benson, A.R., Ballard, G.: A framework for practical parallel fast matrix multiplication. ACM SIGPLAN Notices 50(8), 42\u201353 (2015)","journal-title":"ACM SIGPLAN Notices"}],"container-title":["Lecture Notes in Computer Science","Design and Architecture for Signal and Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-87897-8_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,1]],"date-time":"2025-04-01T13:38:05Z","timestamp":1743514685000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-87897-8_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031878961","9783031878978"],"references-count":16,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-87897-8_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"1 April 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DASIP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Design and Architectures for Signal and Image Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Barcelona","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 January 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"23 January 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"dasip2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/dasipws.github.io\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}