{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,4]],"date-time":"2025-10-04T00:39:21Z","timestamp":1759538361886,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031901997"},{"type":"electronic","value":"9783031902000"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-90200-0_16","type":"book-chapter","created":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T12:42:40Z","timestamp":1749559360000},"page":"189-200","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Towards Large-Scale Top-Down Microarchitecture Analysis Using the\u00a0Score-P Framework"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0007-3223-4046","authenticated-orcid":false,"given":"Maximilian","family":"Sander","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9601-8683","authenticated-orcid":false,"given":"Hannes","family":"Tr\u00f6pgen","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4741-7201","authenticated-orcid":false,"given":"Christian","family":"von Elm","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0003-0666-4166","authenticated-orcid":false,"given":"Robert","family":"Sch\u00f6ne","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,6,11]]},"reference":[{"unstructured":"Fujitsu Limited: A64FX microarchitecture manual. https:\/\/raw.githubusercontent.com\/fujitsu\/A64FX\/master\/doc\/A64FX_Microarchitecture_Manual_en_1.6.pdf (2021). Accessed 15 May 2024","key":"16_CR1"},{"unstructured":"Advanced Micro Devices, Inc.: preliminary processor programming reference (PPR) for AMD family 19h model 11h, revision B1 processors volume 1 of 6. https:\/\/www.amd.com\/system\/files\/TechDocs\/55901_B1_pub_053.zip (2023). Accessed 15 May 2024","key":"16_CR2"},{"unstructured":"Advanced Micro Devices Inc.: AMD64 Architecture Programmer\u2019s Manual Volume 2: System Programming (2024). https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/processor-tech-docs\/programmer-references\/24594.pdf. Accessed 15 May 2024","key":"16_CR3"},{"doi-asserted-by":"publisher","unstructured":"Amirante, D., Ganine, V., Hills, N.J., Adami, P.: A coupling framework for multi-domain modelling and multi-physics simulations. Entropy 23 (2021). https:\/\/doi.org\/10.3390\/e23060758","key":"16_CR4","DOI":"10.3390\/e23060758"},{"unstructured":"Arm Limited or its affiliates: Arm\u00ae architecture reference manual for A-profile architecture (2024). https:\/\/documentation-service.arm.com\/static\/65fdad3c1bc22b03bca90781","key":"16_CR5"},{"doi-asserted-by":"publisher","unstructured":"Banchelli, F., Garcia-Gasulla, M., Mantovani, F.: Top-down models across CPU architectures: applicability and comparison in a high-performance computing environment. Information 14 (2023). https:\/\/doi.org\/10.3390\/info14100554","key":"16_CR6","DOI":"10.3390\/info14100554"},{"doi-asserted-by":"publisher","unstructured":"Bucek, J., Lange, K.D., Kistowski, J.V.: SPEC CPU2017: next-generation compute benchmark. In: Companion of the 2018 ACM\/SPEC International Conference on Performance Engineering (2018). https:\/\/doi.org\/10.1145\/3185768.3185771","key":"16_CR7","DOI":"10.1145\/3185768.3185771"},{"doi-asserted-by":"publisher","unstructured":"Chadha, M., Gerndt, M.: Modelling DVFS and UFS for region-based energy aware tuning of HPC applications. In: 2019 IEEE International Parallel and Distributed Processing Symposium (IPDPS) (2019). https:\/\/doi.org\/10.1109\/IPDPS.2019.00089","key":"16_CR8","DOI":"10.1109\/IPDPS.2019.00089"},{"unstructured":"Corporation, I.: Fourth-generation Xeon scalable family overview. https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/articles\/technical\/fourth-generation-xeon-scalable-family-overview.html (2022). Accessed 13 May 2024","key":"16_CR9"},{"doi-asserted-by":"publisher","unstructured":"Eschweiler, D., Wagner, M., Geimer, M., Kn\u00fcpfer, A., Nagel, W.E., Wolf, F.: Open trace format 2: the next generation of scalable trace formats and support libraries. In: Applications, Tools and Techniques on the Road to Exascale Computing (2012). https:\/\/doi.org\/10.3233\/978-1-61499-041-3-481","key":"16_CR10","DOI":"10.3233\/978-1-61499-041-3-481"},{"doi-asserted-by":"publisher","unstructured":"Hebbar S R, R., Milenkovi\u0107, A.: SPEC CPU2017: performance, event, and energy characterization on the core i7-8700k. In: Proceedings of the 2019 ACM\/SPEC International Conference on Performance Engineering (2019). https:\/\/doi.org\/10.1145\/3297663.3310314","key":"16_CR11","DOI":"10.1145\/3297663.3310314"},{"unstructured":"Intel Corporation: Intel\u00ae 64 and IA-32 Architectures Optimization Reference Manual (2022). https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671488. Accessed 15 May 2024","key":"16_CR12"},{"unstructured":"Intel Corporation: Intel\u00ae 64 and IA-32 Architectures Software Developer\u2019s Manual Volume 3 (3A, 3B, 3C & 3D): System Programming Guide (2022). https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/671447. Accessed 15 May 2024","key":"16_CR13"},{"unstructured":"Intel Corporation: Intel\u00ae VTune\u2122 Profiler (2022). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/oneapi\/vtune-profiler.html","key":"16_CR14"},{"unstructured":"Intel Corporation: Intel VTune Profiler User Guide (Version 2024.1) (2024). https:\/\/cdrdv2.intel.com\/v1\/dl\/getContent\/813837. Accessed 16 May 2024","key":"16_CR15"},{"unstructured":"Intel Corporation: perfmon-metrics (2024). https:\/\/github.com\/intel\/perfmon, commit 2cf4851","key":"16_CR16"},{"unstructured":"International Business Machines Corporation: POWER9 performance monitor unit user\u2019s guide. https:\/\/wiki.raptorcs.com\/w\/images\/6\/6b\/POWER9_PMU_UG_v12_28NOV2018_pub.pdf (2018). Accessed 15 May 2024","key":"16_CR17"},{"doi-asserted-by":"publisher","unstructured":"Jarus, M., Oleksiak, A.: Top-down characterization approximation based on performance counters architecture for AMD processors. Simul. Modelling Pract. Theory 68 (2016). https:\/\/doi.org\/10.1016\/j.simpat.2016.08.006","key":"16_CR18","DOI":"10.1016\/j.simpat.2016.08.006"},{"doi-asserted-by":"crossref","unstructured":"Kanev, S., et al.: Profiling a warehouse-scale computer. In: Proceedings of the 42nd Annual International Symposium on Computer Architecture (2015). https:\/\/doi.org\/10.1145\/2749469.2750392","key":"16_CR19","DOI":"10.1145\/2749469.2750392"},{"unstructured":"Kleen, A., et\u00a0al.: Toplev (2024). https:\/\/github.com\/andikleen\/pmu-tools\/wiki\/toplev-manual","key":"16_CR20"},{"doi-asserted-by":"publisher","unstructured":"Kn\u00fcpfer, A., et al.: The Vampir performance analysis tool-set. In: Tools for High Performance Computing: Proceedings of the 2nd International Workshop on Parallel Tools for High Performance Computing, July 2008, HLRS, Stuttgart (2008). https:\/\/doi.org\/10.1007\/978-3-540-68564-7_9","key":"16_CR21","DOI":"10.1007\/978-3-540-68564-7_9"},{"doi-asserted-by":"publisher","unstructured":"Kn\u00fcpfer, A., et al.: Score-P: a joint performance measurement run-time infrastructure for Periscope, Scalasca, TAU, and Vampir. In: Tools for High Performance Computing 2011 (2012). https:\/\/doi.org\/10.1007\/978-3-642-31476-6_7","key":"16_CR22","DOI":"10.1007\/978-3-642-31476-6_7"},{"unstructured":"Lapworth, L.: Hydra-CFD: a framework for collaborative CFD development. In: International Conference on Scientific and Engineering Computation (IC-SEC), vol.\u00a030 (2004)","key":"16_CR23"},{"doi-asserted-by":"publisher","unstructured":"Lehr, J.P., Iwainsky, C., Bischof, C.: The influence of HPCToolkit and Score-P on hardware performance counters. In: Proceedings of the 4th ACM SIGPLAN International Workshop on Software Engineering for Parallel Systems (2017). https:\/\/doi.org\/10.1145\/3141865.3141869","key":"16_CR24","DOI":"10.1145\/3141865.3141869"},{"unstructured":"Linux Kernel Contributors: perf: Linux profiling with performance counters (2024). https:\/\/perf.wiki.kernel.org","key":"16_CR25"},{"doi-asserted-by":"publisher","unstructured":"Molka, D., Sch\u00f6ne, R., Hackenberg, D., Nagel, W.E.: Detecting memory-boundedness with hardware performance counters. In: Proceedings of the 8th ACM\/SPEC on International Conference on Performance Engineering (2017). https:\/\/doi.org\/10.1145\/3030207.3030223","key":"16_CR26","DOI":"10.1145\/3030207.3030223"},{"doi-asserted-by":"publisher","unstructured":"Saviankou, P., Knobloch, M., Visser, A., Mohr, B.: Cube v4: from performance report explorer to performance analysis tool. Procedia Comput. Sci. 51 (2015). https:\/\/doi.org\/10.1016\/j.procs.2015.05.320","key":"16_CR27","DOI":"10.1016\/j.procs.2015.05.320"},{"doi-asserted-by":"publisher","unstructured":"Sch\u00f6ne, R., Tsch\u00fcter, R., Ilsche, T., Schuchart, J., Hackenberg, D., Nagel, W.E.: Extending the functionality of Score-P through plugins: Interfaces and use cases. In: Tools for High Performance Computing 2016 (2017). https:\/\/doi.org\/10.1007\/978-3-319-56702-0_4","key":"16_CR28","DOI":"10.1007\/978-3-319-56702-0_4"},{"unstructured":"Score-P community: Score-P User Manual (2024). https:\/\/perftools.pages.jsc.fz-juelich.de\/cicd\/scorep\/tags\/latest\/pdf\/scorep.pdf. Accessed 15 May 2024","key":"16_CR29"},{"doi-asserted-by":"crossref","unstructured":"Shende, S.S., Malony, A.D.: The tau parallel performance system. Int. J. High Perf. Comput. Appl. 20 (2006). https:\/\/doi.org\/10.1177\/1094342006064482","key":"16_CR30","DOI":"10.1177\/1094342006064482"},{"doi-asserted-by":"crossref","unstructured":"Yasin, A.: A top-down method for performance analysis and counters architecture. In: 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2014). https:\/\/doi.org\/10.1109\/ISPASS.2014.6844459","key":"16_CR31","DOI":"10.1109\/ISPASS.2014.6844459"},{"doi-asserted-by":"crossref","unstructured":"Z\u00e4ngl, G., Reinert, D., R\u00edpodas, P., Baldauf, M.: The ICON (ICOsahedral Non-hydrostatic) modelling framework of DWD and MPI-M: description of the non-hydrostatic dynamical core. Q. J. Royal Meteorol. Soc. 141 (2015). https:\/\/doi.org\/10.1002\/qj.2378","key":"16_CR32","DOI":"10.1002\/qj.2378"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2024: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-90200-0_16","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,3]],"date-time":"2025-10-03T12:59:08Z","timestamp":1759496348000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-90200-0_16"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031901997","9783031902000"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-90200-0_16","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"11 June 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madrid","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 August 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 August 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2024.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}