{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,10]],"date-time":"2025-06-10T04:03:20Z","timestamp":1749528200782,"version":"3.41.0"},"publisher-location":"Cham","reference-count":4,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031902024","type":"print"},{"value":"9783031902031","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-90203-1_31","type":"book-chapter","created":{"date-parts":[[2025,6,9]],"date-time":"2025-06-09T15:48:59Z","timestamp":1749484139000},"page":"298-301","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Exploring Performance in\u00a0RISC-V Vector Architecture: A Preliminary Study Integrating RISC-V and\u00a0SYCL"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0004-2550-1087","authenticated-orcid":false,"given":"Enrique de la Calle","family":"Montilla","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-4480-9517","authenticated-orcid":false,"given":"Francisco","family":"Igual","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-3470-1097","authenticated-orcid":false,"given":"Carlos Garc\u00eda","family":"S\u00e1nchez","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,6,10]]},"reference":[{"key":"31_CR1","doi-asserted-by":"crossref","unstructured":"D\u00f6rflinger, A., et al.: A comparative survey of open-source application-class RISC-V processor implementations. In: Proceedings of the 18th ACM International Conference on Computing Frontiers, pp. 12\u201320 (2021)","DOI":"10.1145\/3457388.3458657"},{"key":"31_CR2","unstructured":"Intel: oneAPI DPC++ Compiler and Runtime architecture design (2023). https:\/\/intel.github.io\/llvm-docs\/design\/CompilerAndRuntimeDesign.html"},{"key":"31_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"629","DOI":"10.1007\/978-3-030-57675-2_39","volume-title":"Euro-Par 2020: Parallel Processing","author":"S Lal","year":"2020","unstructured":"Lal, S., et al.: SYCL-bench: a versatile cross-platform benchmark suite for heterogeneous computing. In: Malawski, M., Rzadca, K. (eds.) Euro-Par 2020. LNCS, vol. 12247, pp. 629\u2013644. Springer, Cham (2020). https:\/\/doi.org\/10.1007\/978-3-030-57675-2_39"},{"key":"31_CR4","unstructured":"Liu, C.: XuanTie C908: High-performance RISC-V Processor Catered to AIoT Industry (2022). https:\/\/riscv.org\/blog\/2022\/11\/xuantie-c908-high-performancerisc-v-processor-catered-to-aiot-industry-chang-liu-alibaba-cloud\/"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2024: Parallel Processing Workshops"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-90203-1_31","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,6,9]],"date-time":"2025-06-09T15:49:02Z","timestamp":1749484142000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-90203-1_31"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031902024","9783031902031"],"references-count":4,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-90203-1_31","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"10 June 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Madrid","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Spain","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 August 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30 August 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2024.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}