{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T10:09:29Z","timestamp":1767262169697,"version":"3.41.0"},"publisher-location":"Cham","reference-count":40,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031921957","type":"print"},{"value":"9783031921964","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-92196-4_8","type":"book-chapter","created":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T12:23:22Z","timestamp":1748348602000},"page":"155-177","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["Self-powered Embedded Systems: The Role of\u00a0Non-volatile Memory Technology in\u00a0IoT Devices"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4324-2187","authenticated-orcid":false,"given":"Stefan","family":"Wildermann","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-1108-462X","authenticated-orcid":false,"given":"Nils","family":"Wilbert","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Tobias","family":"H\u00e4berlein","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6285-5862","authenticated-orcid":false,"given":"J\u00fcrgen","family":"Teich","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,5,28]]},"reference":[{"issue":"3","key":"8_CR1","doi-asserted-by":"publisher","first-page":"940","DOI":"10.1109\/TC.2015.2435772","volume":"65","author":"J Ahn","year":"2016","unstructured":"Ahn, J., Yoo, S., Choi, K.: Prediction hybrid cache: an energy-efficient STT-RAM cache architecture. IEEE Trans. Comput. 65(3), 940\u2013951 (2016). https:\/\/doi.org\/10.1109\/TC.2015.2435772","journal-title":"IEEE Trans. Comput."},{"key":"8_CR2","doi-asserted-by":"publisher","first-page":"101124","DOI":"10.1016\/j.esr.2023.101124","volume":"49","author":"A Ali","year":"2023","unstructured":"Ali, A., Shaukat, H., Bibi, S., Altabey, W.A., Noori, M., Kouritem, S.A.: Recent progress in energy harvesting systems for wearable technology. Energ. Strat. Rev. 49, 101124 (2023). https:\/\/doi.org\/10.1016\/j.esr.2023.101124","journal-title":"Energ. Strat. Rev."},{"key":"8_CR3","doi-asserted-by":"publisher","unstructured":"Badri, S., Saini, M., Goel, N.: Efficient placement and migration policies for an STT-RAM based hybrid L1 cache for intermittently powered systems. Des. Autom. Embed. Syst. (2023). https:\/\/doi.org\/10.1007\/s10617-023-09272-w","DOI":"10.1007\/s10617-023-09272-w"},{"issue":"2","key":"8_CR4","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/2024716.2024718","volume":"39","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G., Reinhardt, S.K., Saidi, A., Basu, A., Hestness, J., Hower, D.R., Krishna, T., Sardashti, S., Sen, R., Sewell, K., Shoaib, M., Vaish, N., Hill, M.D., Wood, D.A.: The gem5 simulator. SIGARCH Comput. Archit. News 39(2), 1\u20137 (2011). https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"key":"8_CR5","doi-asserted-by":"publisher","unstructured":"Bodenm\u00fcller, S., Derrick, J., Dongol, B., Schellhorn, G., Wehrheim, H.: A fully verified persistency library. In: Verification, Model Checking, and Abstract Interpretation: 25th International Conference, VMCAI 2024, London, United Kingdom, 15\u201316 January 2024, Proceedings, Part II, pp. 26\u201347. Springer-Verlag, London, United Kingdom (2024). https:\/\/doi.org\/10.1007\/978-3-031-50521-8_2","DOI":"10.1007\/978-3-031-50521-8_2"},{"key":"8_CR6","doi-asserted-by":"publisher","unstructured":"Braginsky, A., Petrank, E.: A lock-free B+tree. In: Proceedings of the TwentyFourth Annual ACM Symposium on Parallelism in Algorithms and Architectures. SPAA 2012, pp. 58\u201367. Association for Computing Machinery, Pittsburgh, Pennsylvania, USA (2012). https:\/\/doi.org\/10.1145\/2312005.2312016","DOI":"10.1145\/2312005.2312016"},{"key":"8_CR7","doi-asserted-by":"publisher","unstructured":"Chen, Y.-T., et al.: Dynamically reconfigurable hybrid cache: an energy-efficient last-level cache design. In: 2012 Design, Automation & Test in Europe Conference & Exhibition (DATE), pp. 45\u201350 (2012). https:\/\/doi.org\/10.1109\/DATE.2012.6176431","DOI":"10.1109\/DATE.2012.6176431"},{"key":"8_CR8","unstructured":"Chen, Y.-C., et al.: Modeling and simulating emerging memory technologies: a tutorial. arXiv (2025)"},{"key":"8_CR9","doi-asserted-by":"publisher","unstructured":". Choi, J., Zeng, J., Lee, D., Min, C., and Jung, C.: Write-light cache for energy harvesting systems. In: Proceedings of the 50th Annual International Symposium on Computer Architecture. ISCA \u201923. Association for Computing Machinery, Orlando, FL, USA (2023). https:\/\/doi.org\/10.1145\/3579371.3589098","DOI":"10.1145\/3579371.3589098"},{"key":"8_CR10","doi-asserted-by":"publisher","unstructured":"Choi, Y., et al.: A 20 nm 1.8V 8Gb PRAM with 40MB\/s program bandwidth. In: 2012 IEEE International Solid-State Circuits Conference, pp. 46\u201348 (2012). https:\/\/doi.org\/10.1109\/ISSCC.2012.6176872","DOI":"10.1109\/ISSCC.2012.6176872"},{"issue":"7","key":"8_CR11","doi-asserted-by":"publisher","first-page":"994","DOI":"10.1109\/TCAD.2012.2185930","volume":"31","author":"X Dong","year":"2012","unstructured":"Dong, X., Xu, C., Xie, Y., Jouppi, N.P.: NVSim: a circuit-level performance, energy, and area model for emerging nonvolatile memory. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 31(7), 994\u20131007 (2012). https:\/\/doi.org\/10.1109\/TCAD.2012.2185930","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR12","doi-asserted-by":"crossref","unstructured":"Eichler, C., Hofmeier, H., Reif, S., H\u00f6nig, T., Nolte, J., Schr\u00f6der-Preikschat, W.: Neverlast: towards the design and implementation of the NVM-based everlasting operating system. In: 54th Hawaii International Conference on System Sciences, HICSS 2021, Kauai, Hawaii, USA, 5 January 2021, pp. 1\u201310. ScholarSpace (2021)","DOI":"10.24251\/HICSS.2021.870"},{"key":"8_CR13","doi-asserted-by":"publisher","unstructured":"Friedman, M., Petrank, E., Ramalhete, P.: Mirror: making lock-free data structures persistent. In: Proceedings of the 42nd ACM SIGPLAN International Conference on Programming Language Design and Implementation, PLDI 2021, pp. 1218\u20131232. Association for Computing Machinery, Virtual, Canada (2021). https:\/\/doi.org\/10.1145\/3453483.3454105","DOI":"10.1145\/3453483.3454105"},{"key":"8_CR14","doi-asserted-by":"publisher","unstructured":"Gen\u00e7 K., Bond, M.D., Xu, G.H.: Crafty: efficient, HTM-compatible persistent transactions. In: Proceedings of the 41st ACM SIGPLAN Conference on Programming Language Design and Implementation, PLDI 2020, pp. 59\u201374. Association for Computing Machinery, London, UK (2020). https:\/\/doi.org\/10.1145\/3385412.3385991","DOI":"10.1145\/3385412.3385991"},{"key":"8_CR15","doi-asserted-by":"crossref","unstructured":"G\u00fcdemann, M., Nafz, F., Ortmeier, F., Seebach, H., and Reif, W.: A specification and construction paradigm for organic computing systems. In: 2008 Second IEEE International Conference on Self-Adaptive and Self-Organizing Systems, pp. 233\u2013 242 (2008)","DOI":"10.1109\/SASO.2008.66"},{"key":"8_CR16","doi-asserted-by":"publisher","unstructured":"Hannig, F., Roloff, S., Snelting, G., Teich, J., Zwinkau, A.: Resource-aware programming and simulation of MPSoC architectures through extension of X10. In: Proceedings of the 14th International Workshop on Software and Compilers for Embedded Systems, SCOPES 2011, pp. 48\u201355. Association for Computing Machinery, St. Goar, Germany (2011). https:\/\/doi.org\/10.1145\/1988932.1988941","DOI":"10.1145\/1988932.1988941"},{"key":"8_CR17","doi-asserted-by":"publisher","unstructured":"Henkel, J., e tal.: Special session - non-volatile memories: challenges and opportunities for embedded system architectures with focus on machine learning applications. In: Proceedings of the International Conference on Compilers, Architecture, and Synthesis for Embedded Systems, CASES 2023 Companion, pp. 11\u201320. Association for Computing Machinery, Hamburg, Germany (2024). https:\/\/doi.org\/10.1145\/3607889.3609088","DOI":"10.1145\/3607889.3609088"},{"key":"8_CR18","unstructured":"Hwang, D., Kim, W.-H., Won, Y., and Nam, B.: Endurable transient inconsistency in byte-addressable persistent B+-tree. In: Proceedings of the 16th USENIX Conference on File and Storage Technologies, FAST 2018, pp. 187\u2013200. USENIX Association, Oakland, CA, USA (2018)"},{"key":"8_CR19","doi-asserted-by":"publisher","unstructured":"Imani, M., Patil, S., and Rosing, T.: Low power data-aware STT-RAM based hybrid cache architecture. In: 2016 17th International Symposium on Quality Electronic Design (ISQED), pp. 88\u201394 (2016). https:\/\/doi.org\/10.1109\/ISQED.2016.7479181","DOI":"10.1109\/ISQED.2016.7479181"},{"issue":"2","key":"8_CR20","doi-asserted-by":"publisher","first-page":"427","DOI":"10.1145\/2980024.2872410","volume":"44","author":"J Izraelevitz","year":"2016","unstructured":"Izraelevitz, J., Kelly, T., Kolli, A.: Failure-atomic persistent memory updates via JUSTDO logging. SIGARCH Comput. Archit. News 44(2), 427\u2013442 (2016). https:\/\/doi.org\/10.1145\/2980024.2872410","journal-title":"SIGARCH Comput. Archit. News"},{"key":"8_CR21","doi-asserted-by":"publisher","unstructured":"Jeong, J., Hong, J., Maeng, S., Jung, C., Kwon, Y.: unbounded hardware transactional memory for a hybrid DRAM\/NVM memory system. In: 2020 53rd Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO), pp. 525\u2013 538 (2020). https:\/\/doi.org\/10.1109\/MICRO50266.2020.00051","DOI":"10.1109\/MICRO50266.2020.00051"},{"key":"8_CR22","doi-asserted-by":"publisher","unstructured":"Karim, A., Falk, J., Schmidt, D., Teich, J.: Self-powering dataflow networks \u2013 concepts and implementation. In: 22nd ACM-IEEE International Symposium on Formal Methods and Models for System Design (MEMOCODE), pp. 69\u201374 (2024). https:\/\/doi.org\/10.1109\/MEMOCODE63347.2024.00013","DOI":"10.1109\/MEMOCODE63347.2024.00013"},{"issue":"3","key":"8_CR23","doi-asserted-by":"publisher","first-page":"72","DOI":"10.1109\/MM.2016.35","volume":"36","author":"K Ma","year":"2016","unstructured":"Ma, K., et al.: Nonvolatile processor architectures: efficient, reliable progress with unstable power. IEEE Micro 36(3), 72\u201383 (2016). https:\/\/doi.org\/10.1109\/MM.2016.35","journal-title":"IEEE Micro"},{"key":"8_CR24","doi-asserted-by":"crossref","unstructured":"M\u00fcller-Schloer, C., Schmeck, H., Ungerer, T.: Organic computing\u2014a paradigm shift for complex systems. Springer Science & Business Media (2011)","DOI":"10.1007\/978-3-0348-0130-0"},{"key":"8_CR25","doi-asserted-by":"crossref","unstructured":"Pelley, S., Chen, P.M., Wenisch, T.F.: Memory persistency. In: Proceeding of the 41st Annual International Symposium on Computer Architecuture. ISCA 2014, pp. 265\u2013276. IEEE Press, Minneapolis, Minnesota, USA (2014)","DOI":"10.1109\/ISCA.2014.6853222"},{"key":"8_CR26","doi-asserted-by":"crossref","unstructured":"Poremba, M.,et al.: NVMain 2.0: a user-friendly memory simulator to model (Non-) volatile memory systems. IEEE Comput. Archit. Lett. 14, 140\u2013 143 (2015)","DOI":"10.1109\/LCA.2015.2402435"},{"key":"8_CR27","doi-asserted-by":"publisher","unstructured":"Raad, A., Wickerson, J., Vafeiadis, V.,et al.: Weak persistency semantics from the ground up: formalising the persistency semantics of ARMv8 and transactional models. Proc. ACM Program. Lang. 3(OOPSLA), 140\u2013143 (2019). https:\/\/doi.org\/10.1145\/3360561","DOI":"10.1145\/3360561"},{"issue":"2","key":"8_CR28","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/342001.339668","volume":"28","author":"S Rixner","year":"2000","unstructured":"Rixner, S., Dally, W.J., Kapasi, U.J., Mattson, P., Owens, J.D., et al.: Memory access scheduling. SIGARCH Comput. Archit. News 28(2), 128\u2013138 (2000). https:\/\/doi.org\/10.1145\/342001.339668","journal-title":"SIGARCH Comput. Archit. News"},{"issue":"4","key":"8_CR29","doi-asserted-by":"publisher","first-page":"128","DOI":"10.1145\/3321693","volume":"24","author":"N Sayed","year":"2019","unstructured":"Sayed, N., Mao, L., Bishnoi, R., Tahoori, M.B., et al.: Compiler-assisted and ProfilingBased analysis for fast and efficient STT-MRAM on-chip cache design. ACM Trans. Des. Autom. Electron. Syst. 24(4), 128\u2013138 (2019). https:\/\/doi.org\/10.1145\/3321693","journal-title":"ACM Trans. Des. Autom. Electron. Syst."},{"key":"8_CR30","doi-asserted-by":"publisher","unstructured":"Shiratake, S.,et al.: Scaling and performance challenges of future DRAM. In: 2020 IEEE International Memory Workshop (IMW), pp. 1\u20133. Association for Computing Machinery, New York, NY, USA (2020). https:\/\/doi.org\/10.1109\/IMW48823.2020.9108122","DOI":"10.1109\/IMW48823.2020.9108122"},{"key":"8_CR31","doi-asserted-by":"publisher","unstructured":"Sun, G., Dong, X., Xie, Y., Li, J., Chen, Y.,et al.: A novel architecture of the 3D stacked MRAM L2 cache for CMPs. In: 2009 IEEE 15th International Symposium on High Performance Computer Architecture, pp. 239\u2013249. Association for Computing Machinery, New York, NY, USA (2009). https:\/\/doi.org\/10.1109\/HPCA.2009.4798259","DOI":"10.1109\/HPCA.2009.4798259"},{"issue":"4","key":"8_CR32","doi-asserted-by":"publisher","first-page":"101859","DOI":"10.1016\/j.sysarc.2020.101859","volume":"112","author":"S Umesh","year":"2021","unstructured":"Umesh, S., Mittal, S., et al.: A survey of techniques for intermittent computing. J. Syst. Architect. 112(4), 101859 (2021). https:\/\/doi.org\/10.1016\/j.sysarc.2020.101859","journal-title":"J. Syst. Architect."},{"issue":"4","key":"8_CR33","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1016\/j.baae.2022.01.003","volume":"59","author":"J W\u00e4gele","year":"2022","unstructured":"W\u00e4gele, J., et al.: Towards a multisensor station for automated biodiversity monitoring. Basic Appl. Ecol. 59(4), 105\u2013138 (2022). https:\/\/doi.org\/10.1016\/j.baae.2022.01.003","journal-title":"Basic Appl. Ecol."},{"issue":"5","key":"8_CR34","doi-asserted-by":"publisher","first-page":"105","DOI":"10.1145\/3396236","volume":"19","author":"C Wang","year":"2020","unstructured":"Wang, C., Chattopadhyay, S., Brihadiswarn, G., et al.: Crab-tree: a crash recoverable B+-tree variant for persistent memory with ARMv8 architecture. ACM Trans. Embed. Comput. Syst. 19(5), 105\u2013138 (2020). https:\/\/doi.org\/10.1145\/3396236","journal-title":"ACM Trans. Embed. Comput. Syst."},{"key":"8_CR35","doi-asserted-by":"publisher","unstructured":"Wilbert, N., Wildermann, S., Teich, J.,et al.: hybrid cache design under varying power supply stability - a comparative study. In: 10th International Symposium on Memory Systems, pp. 105\u2013138. Association for Computing Machinery, New York, NY, USA (2024). https:\/\/doi.org\/10.1145\/3695794.3695819","DOI":"10.1145\/3695794.3695819"},{"key":"8_CR36","doi-asserted-by":"publisher","unstructured":"Wilbert, N., Wildermann, S., Teich, J.,et al.: To keep or not to keep - the volatility of replacement policy metadata in hybrid caches. In: Proceedings of the 2nd Workshop on Disruptive Memory Systems. DIMES 2024, pp. 17\u201324. Association for Computing Machinery, Austin, TX, USA (2024). https:\/\/doi.org\/10.1145\/3698783.3699381","DOI":"10.1145\/3698783.3699381"},{"key":"8_CR37","doi-asserted-by":"publisher","unstructured":"Woude, J.V.D., Hicks, M.,et al.: Intermittent computation without hardware support or programmer intervention. In: 12th USENIX Symposium on Operating Systems Design and Implementation (OSDI 16), DIMES 2024, pp. 17\u201332. USENIX Association, Savannah, GA (2016). https:\/\/doi.org\/10.1145\/3698783.3699381","DOI":"10.1145\/3698783.3699381"},{"key":"8_CR38","doi-asserted-by":"publisher","unstructured":"Wu, X., Li, J., Zhang, L., Speight, E., Xie, Y.,et al.: Power and performance of read-write aware hybrid caches with non-volatile memories. In: 2009 Design, Automation & Test in Europe Conference & Exhibition, DIMES 2024, pp. 737\u2013742. USENIX Association, Savannah, GA (2009). https:\/\/doi.org\/10.1109\/DATE.2009.5090762","DOI":"10.1109\/DATE.2009.5090762"},{"issue":"9","key":"8_CR39","doi-asserted-by":"publisher","first-page":"1365","DOI":"10.1109\/TC.2019.2900036","volume":"68","author":"M Zhang","year":"2019","unstructured":"Zhang, M., Zhang, L., Jiang, L., Chong, F.T., Liu, Z., et al.: Quick-and-dirty: an architecture for high-performance temporary short writes in MLC PCM. IEEE Trans. Comput. 68(9), 1365\u20131375 (2019). https:\/\/doi.org\/10.1109\/TC.2019.2900036","journal-title":"IEEE Trans. Comput."},{"key":"8_CR40","doi-asserted-by":"publisher","unstructured":"Zhou, Y., Zeng, J., Jeong, J., Choi, J., Jung, C.,et al.: SweepCache: IntermittenceAware cache on the cheap. In: Proceedings of the 56th Annual IEEE\/ACM International Symposium on Microarchitecture, MICRO 2023, pp. 1059\u20131074. Association for Computing Machinery, Toronto, ON, Canada (2023). https:\/\/doi.org\/10.1145\/3613424.3623781","DOI":"10.1145\/3613424.3623781"}],"container-title":["Lecture Notes in Computer Science","Go Where the Bugs Are"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-92196-4_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,27]],"date-time":"2025-05-27T12:23:26Z","timestamp":1748348606000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-92196-4_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031921957","9783031921964"],"references-count":40,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-92196-4_8","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"28 May 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}