{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,18]],"date-time":"2026-03-18T13:21:48Z","timestamp":1773840108045,"version":"3.50.1"},"publisher-location":"Cham","reference-count":51,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031976193","type":"print"},{"value":"9783031976209","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"DOI":"10.1007\/978-3-031-97620-9_11","type":"book-chapter","created":{"date-parts":[[2025,7,10]],"date-time":"2025-07-10T09:25:52Z","timestamp":1752139552000},"page":"191-212","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":2,"title":["Cohere+Reload: Re-enabling High-Resolution Cache Attacks on\u00a0AMD SEV-SNP"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-7133-1515","authenticated-orcid":false,"given":"Lukas","family":"Giner","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0009-4845-868X","authenticated-orcid":false,"given":"Sudheendra Raghav","family":"Neela","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7977-3246","authenticated-orcid":false,"given":"Daniel","family":"Gruss","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,7,10]]},"reference":[{"key":"11_CR1","unstructured":"Aktas, E., Cohen, C., Eads, J., Forshaw, J., Wilhelm, F.: Intel trust domain extensions (TDX) security review (2023). https:\/\/services.google.com\/fh\/files\/misc\/intel_tdx_-_full_report_041423.pdf"},{"key":"11_CR2","unstructured":"AMD: AMD SEV-SNP: strengthening VM isolation with integrity protection and more. (2020). https:\/\/www.amd.com\/content\/dam\/amd\/en\/documents\/epyc-business-docs\/white-papers\/SEV-SNP-strengthening-vm-isolation-with-integrity-protection-and-more.pdf"},{"key":"11_CR3","unstructured":"AMD: AMD Secure Encrypted Virtualization (SEV) (2024). https:\/\/developer.amd.com\/sev\/"},{"key":"11_CR4","unstructured":"AMD: AMD64 Architecture Programmer\u2019s Manual (2024)"},{"key":"11_CR5","unstructured":"ARM: Arm confidential compute architecture (2024). https:\/\/www.arm.com\/architecture\/security-features\/arm-confidential-compute-architecture"},{"key":"11_CR6","doi-asserted-by":"publisher","unstructured":"Ashokkumar, C., Venkatesh, M.B.S., Giri, R.P., Roy, B., Menezes, B.: An error-tolerant approach for efficient AES key retrieval in the presence of cache prefetching\u2013experiments, results, analysis. S\u0101dhan\u0101 44 (2019). https:\/\/doi.org\/10.1007\/s12046-019-1070-8","DOI":"10.1007\/s12046-019-1070-8"},{"key":"11_CR7","unstructured":"Bernstein, D.J.: Cache-Timing Attacks on AES (2005). http:\/\/cr.yp.to\/antiforgery\/cachetiming-20050414.pdf"},{"key":"11_CR8","doi-asserted-by":"crossref","unstructured":"Bonneau, J., Mironov, I.: Cache-collision timing attacks against AES. In: CHES (2006)","DOI":"10.1007\/11894063_16"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Carmon, E., Seifert, J.-P., Wool, A.: Photonic side channel attacks against RSA. In: HOST (2017)","DOI":"10.1109\/HST.2017.7951801"},{"key":"11_CR10","unstructured":"Confidential\u00a0Computing Consortium: A Technical Analysis of Confidential Computing (2022)"},{"key":"11_CR11","unstructured":"Disselkoen, C., Kohlbrenner, D., Porter, L., Tullsen, D.: Prime+abort: a timer-free high-precision L3 cache attack using intel TSX. In: USENIX Security (2017)"},{"key":"11_CR12","unstructured":"Du, Z.-H., et al.: Secure encrypted virtualization is unsecure (2017). arXiv:1712.05090"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Gast, S., et al.: SQUIP: exploiting the scheduler queue contention side channel. In: S &P (2023)","DOI":"10.1109\/SP46215.2023.10179368"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Gast, S., Weissteiner, H., Schr\u00f6der, R.L., Gruss, D.: CounterSEVeillance: performance-counter attacks on AMD SEV-SNP. In: NDSS (2025)","DOI":"10.14722\/ndss.2025.241038"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Gruss, D., Bidner, D., Mangard, S.: Practical memory deduplication attacks in sandboxed JavaScript. In: ESORICS (2015)","DOI":"10.1007\/978-3-319-24174-6_6"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"Gruss, D., et al.: Page cache attacks. In: CCS (2019)","DOI":"10.1145\/3319535.3339809"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"Gruss, D., Maurice, C., Wagner, K., Mangard, S.: Flush+Flush: a fast and stealthy cache attack. In: DIMVA (2016)","DOI":"10.1007\/978-3-319-40667-1_14"},{"key":"11_CR18","unstructured":"Gruss, D., Spreitzer, R., Mangard, S.: Automating attacks on inclusive last-level caches. In: USENIX Security, Cache Template Attacks (2015)"},{"issue":"7","key":"11_CR19","doi-asserted-by":"publisher","first-page":"129","DOI":"10.1145\/3140607.3050763","volume":"52","author":"F Hetzelt","year":"2017","unstructured":"Hetzelt, F., Buhren, R.: Security analysis of encrypted virtual machines. ACM SIGPLAN Not. 52(7), 129\u2013142 (2017)","journal-title":"ACM SIGPLAN Not."},{"key":"11_CR20","doi-asserted-by":"crossref","unstructured":"Horowitz, G., Ronen, E., Yarom, Y.: Spec-o-Scope: cache probing at cache speed. In: CCS (2024)","DOI":"10.1145\/3658644.3690313"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Hund, R., Willems, C., Holz, T.: Practical timing side channel attacks against kernel space ASLR. In: S &P (2013)","DOI":"10.1109\/SP.2013.23"},{"key":"11_CR22","unstructured":"Intel: Intel Trust Domain Extensions (2021). https:\/\/software.intel.com\/content\/dam\/develop\/external\/us\/en\/documents\/tdx-whitepaper-v4.pdf"},{"key":"11_CR23","unstructured":"Intel: Intel Software Guard Extensions (Intel SGX) (2024). https:\/\/www.intel.com\/content\/www\/us\/en\/products\/docs\/accelerator-engines\/software-guard-extensions.html"},{"key":"11_CR24","unstructured":"Intel: Intel Trust Domain Extensions Module Base Architecture Specification (2024). https:\/\/www.intel.com\/content\/www\/us\/en\/developer\/tools\/trust-domain-extensions\/documentation.html"},{"key":"11_CR25","unstructured":"Intel: Intel Total Memory Encryption White Paper (2025). https:\/\/www.intel.com\/content\/www\/us\/en\/architecture-and-technology\/vpro\/hardware-shield\/total-memory-encrpytion.html"},{"key":"11_CR26","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Inci, M.S., Eisenbarth, T., Sunar, B.: Wait a minute! A fast, cross-VM attack on AES. In: RAID (2014)","DOI":"10.1007\/978-3-319-11379-1_15"},{"key":"11_CR27","unstructured":"Kaplan, D., Powell, J., Woller, T.: AMD memory encryption (2016)"},{"key":"11_CR28","doi-asserted-by":"crossref","unstructured":"Kocher, P.: Timing attacks on implementations of Diffe-Hellman, RSA, DSS, and other systems. In: CRYPTO (1996)","DOI":"10.1007\/3-540-68697-5_9"},{"key":"11_CR29","doi-asserted-by":"crossref","unstructured":"Kocher, P., Jaffe, J., Jun, B.: Differential power analysis. In: CRYPTO (1999)","DOI":"10.1007\/3-540-48405-1_25"},{"key":"11_CR30","unstructured":"Lendacky, T.: What processors support SEV? #1 (2019). https:\/\/github.com\/AMDESE\/AMDSEV\/issues\/1#issuecomment-581426096"},{"key":"11_CR31","doi-asserted-by":"crossref","unstructured":"Li, L., Huang, J., Feng, L., Wang, Z.: PREFENDER: a prefetching defender against cache side channel attacks as a pretender. IEEE Trans. Comput. (2024)","DOI":"10.1109\/TC.2024.3377891"},{"key":"11_CR32","doi-asserted-by":"crossref","unstructured":"Lipp, M., et al.: PLATYPUS: software-based power side-channel attacks on x86. In: S &P (2021)","DOI":"10.1109\/SP40001.2021.00063"},{"key":"11_CR33","doi-asserted-by":"crossref","unstructured":"Maurice, C., et al.: Side: SSH over robust cache covert channels in the cloud. In: NDSS (2017)","DOI":"10.14722\/ndss.2017.23294"},{"key":"11_CR34","doi-asserted-by":"crossref","unstructured":"Monaco, J.: SoK: keylogging side channels. In: S &P (2018)","DOI":"10.1109\/SP.2018.00026"},{"key":"11_CR35","doi-asserted-by":"crossref","unstructured":"Morbitzer, M., Huber, M., Horsch, J., Wessel, S.: Severed: subverting AMD\u2019s virtual machine encryption. In: EuroSec (2018)","DOI":"10.1145\/3193111.3193112"},{"key":"11_CR36","doi-asserted-by":"crossref","unstructured":"Mushtaq, M., Mukhtar, M.A., Lapotre, V., Bhatti, M.K., Gogniat, G.: Winter is here! A decade of cache-based side-channel attacks, detection & mitigation for RSA. Inf. Syst. 92, 101524 (2020)","DOI":"10.1016\/j.is.2020.101524"},{"key":"11_CR37","doi-asserted-by":"crossref","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: CT-RSA (2006)","DOI":"10.1007\/11605805_1"},{"key":"11_CR38","doi-asserted-by":"crossref","unstructured":"Purnal, A., Turan, F., Verbauwhede, I.: Prime+scope: overcoming the observer effect for high-precision cache contention attacks. In: CCS (2021)","DOI":"10.1145\/3460120.3484816"},{"key":"11_CR39","doi-asserted-by":"crossref","unstructured":"Quisquater, J.-J., Samyde, D.: ElectroMagnetic analysis (EMA): measures and counter-measures for smart cards. In: E-smart (2001)","DOI":"10.1007\/3-540-45418-7_17"},{"key":"11_CR40","doi-asserted-by":"crossref","unstructured":"Rauscher, F., Fiedler, C., Kogler, A., Gruss, D.: A systematic evaluation of novel and existing cache side channels. In: NDSS (2025)","DOI":"10.14722\/ndss.2025.230253"},{"key":"11_CR41","doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, You, get off of My cloud: exploring information leakage in third-party compute clouds. In: CCS (2009)","DOI":"10.1145\/1653662.1653687"},{"key":"11_CR42","doi-asserted-by":"crossref","unstructured":"Schwarz, M., Gruss, D., Weiser, S., Maurice, C., Mangard, S.: Malware guard extension: using SGX to conceal cache attacks. In: DIMVA (2017)","DOI":"10.1007\/978-3-319-60876-1_1"},{"key":"11_CR43","doi-asserted-by":"crossref","unstructured":"Spreitzer, R., Plos, T.: Cache-access pattern attack on disaligned AES T-tables. In: COSADE (2013)","DOI":"10.1007\/978-3-642-40026-1_13"},{"key":"11_CR44","doi-asserted-by":"crossref","unstructured":"Wan, J., Bi, Y., Zhou, Z., Li, Z.: MeshUp: stateless cache side-channel attack on CPU mesh. In: S &P (2022)","DOI":"10.1109\/SP46214.2022.9833794"},{"key":"11_CR45","doi-asserted-by":"crossref","unstructured":"Wang, D., Qian, Z., Abu-Ghazaleh, N., Krishnamurthy, S.V.: PAPP: prefetcher-aware prime and probe side-channel attack. In: DAC (2019)","DOI":"10.1145\/3316781.3317877"},{"key":"11_CR46","doi-asserted-by":"publisher","first-page":"21251","DOI":"10.1109\/ACCESS.2021.3056190","volume":"9","author":"Z Wang","year":"2021","unstructured":"Wang, Z., Peng, S., Jiang, W., Guo, X.: Defeating hardware prefetchers in flush+reload side-channel attack. IEEE Access 9, 21251\u201321257 (2021)","journal-title":"IEEE Access"},{"key":"11_CR47","doi-asserted-by":"crossref","unstructured":"Werner, J., Mason, J., Antonakakis, M., Polychronakis, M., Monrose, F.: The severest of them all: inference attacks against secure virtual enclaves. In: AsiaCCS (2019)","DOI":"10.1145\/3321705.3329820"},{"key":"11_CR48","doi-asserted-by":"crossref","unstructured":"Wilke, L., Wichelmann, J., Morbitzer, M., Eisenbarth, T.: SEVurity: no security without integrity\u2013breaking integrity-free memory encryption with minimal assumptions. In: S &P (2020)","DOI":"10.1109\/SP40000.2020.00080"},{"key":"11_CR49","unstructured":"Yarom, Y., Benger, N.: Recovering OpenSSL ECDSA Nonces using the FLUSH+ RELOAD cache side-channel attack. Cryptology ePrint Archive, Report 2014\/140 (2014)"},{"key":"11_CR50","unstructured":"Yarom, Y., Falkner, K.: Flush+reload: a high resolution, low noise, L3 cache side-channel attack. In: USENIX Security (2014)"},{"key":"11_CR51","doi-asserted-by":"crossref","unstructured":"Zhao, M., Suh, G.E.: FPGA-based remote power side-channel attacks. In: S &P (2018)","DOI":"10.1109\/SP.2018.00049"}],"container-title":["Lecture Notes in Computer Science","Detection of Intrusions and Malware, and Vulnerability Assessment"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-97620-9_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,7]],"date-time":"2025-09-07T01:42:16Z","timestamp":1757209336000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-97620-9_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031976193","9783031976209"],"references-count":51,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-97620-9_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"10 July 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DIMVA","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Detection of Intrusions and Malware, and Vulnerability Assessment","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Graz","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Austria","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"9 July 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 July 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"dimva2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/dimva.org\/dimva2025\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}