{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T15:56:19Z","timestamp":1783007779739,"version":"3.54.5"},"publisher-location":"Cham","reference-count":45,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031986673","type":"print"},{"value":"9783031986680","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,1,1]],"date-time":"2025-01-01T00:00:00Z","timestamp":1735689600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"},{"start":{"date-parts":[[2025,7,22]],"date-time":"2025-07-22T00:00:00Z","timestamp":1753142400000},"content-version":"vor","delay-in-days":202,"URL":"https:\/\/creativecommons.org\/licenses\/by\/4.0"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025]]},"abstract":"<jats:title>Abstract<\/jats:title>\n                  <jats:p>In this paper, we present rIC3, an efficient bit-level hardware model checker primarily based on the IC3 algorithm. It boasts a highly efficient implementation and integrates several recently proposed optimizations, such as the specifically optimized SAT solver, dynamically adjustment of generalization strategies, and the use of predicates with internal signals, among others. As a first-time participant in the Hardware Model Checking Competition, rIC3 was independently evaluated as the best-performing tool, not only in the bit-level track but also in the word-level bit-vector track through bit-blasting. Our experiments further demonstrate significant advancements in both efficiency and scalability. rIC3 can also serve as a backend for verifying industrial RTL designs using SymbiYosys. Additionally, the source code of rIC3 is highly modular, with the IC3 algorithm module being particularly concise, making it an academic platform that is easy to modify and extend.<\/jats:p>","DOI":"10.1007\/978-3-031-98668-0_9","type":"book-chapter","created":{"date-parts":[[2025,7,21]],"date-time":"2025-07-21T20:46:01Z","timestamp":1753130761000},"page":"185-199","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":6,"title":["The rIC3 Hardware Model Checker"],"prefix":"10.1007","author":[{"given":"Yuheng","family":"Su","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qiusong","family":"Yang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yiwei","family":"Ci","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tianjun","family":"Bu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ziyu","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,7,22]]},"reference":[{"key":"9_CR1","unstructured":"Artifact. https:\/\/github.com\/gipsyh\/rIC3-CAV25"},{"key":"9_CR2","unstructured":"btor2aiger tool. https:\/\/github.com\/hwmcc\/btor2tools"},{"key":"9_CR3","unstructured":"Hardware model checking competition. https:\/\/hwmcc.github.io"},{"key":"9_CR4","unstructured":"Ic3ref. https:\/\/github.com\/arbrad\/IC3ref"},{"key":"9_CR5","unstructured":"nuxmv artifact. https:\/\/github.com\/youyusama\/i-Good_Lemmas_MC.git"},{"key":"9_CR6","unstructured":"Pavy. https:\/\/github.com\/TechnionFV\/hwmcc24_submission"},{"key":"9_CR7","unstructured":"ric3. https:\/\/github.com\/gipsyh\/rIC3"},{"key":"9_CR8","unstructured":"Supercar. https:\/\/github.com\/lijwen2748\/hwmcc24"},{"key":"9_CR9","unstructured":"Superprove. https:\/\/github.com\/sterin\/super-prove-build"},{"key":"9_CR10","doi-asserted-by":"publisher","unstructured":"Biere, A., Cimatti, A., Clarke, E.M., Fujita, M., Zhu, Y.: Symbolic model checking using SAT procedures instead of BDDs. In: Irwin, M.J. (ed.) Proceedings of the 36th Conference on Design Automation, New Orleans, LA, USA, 21\u201325 June 1999, pp. 317\u2013320. ACM Press (1999). https:\/\/doi.org\/10.1145\/309847.309942","DOI":"10.1145\/309847.309942"},{"key":"9_CR11","doi-asserted-by":"publisher","unstructured":"Biere, A., Faller, T., Fazekas, K., Fleury, M., Froleyks, N., Pollitt, F.: Cadical 2.0. In: Gurfinkel, A., Ganesh, V. (eds.) Computer Aided Verification - 36th International Conference, CAV 2024, Montreal, QC, Canada, 24\u201327 July 2024, Proceedings, Part I. LNCS, vol. 14681, pp. 133\u2013152. Springer (2024). https:\/\/doi.org\/10.1007\/978-3-031-65627-9_7","DOI":"10.1007\/978-3-031-65627-9_7"},{"key":"9_CR12","unstructured":"Biere, A., Faller, T., Fazekas, K., Fleury, M., Froleyks, N., Pollitt, F.: CaDiCaL, Gimsatul, IsaSAT and Kissat entering the SAT competition 2024. In: Heule, M., Iser, M., J\u00e4rvisalo, M., Suda, M. (eds.) Proceedings\u00a0of SAT Competition 2024 \u2013 Solver, Benchmark and Proof Checker Descriptions. Department of Computer Science Report Series B, vol. B-2024-1, pp. 8\u201310. University of Helsinki (2024)"},{"key":"9_CR13","unstructured":"Biere, A., Heljanko, K., Wieringa, S.: AIGER 1.9 and beyond. Technical report\u00a011\/2, Institute for Formal Models and Verification, Johannes Kepler University, Altenbergerstr. 69, 4040 Linz, Austria (2011). https:\/\/fmv.jku.at\/papers\/BiereHeljankoWieringa-FMV-TR-11-2.pdf"},{"key":"9_CR14","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"70","DOI":"10.1007\/978-3-642-18275-4_7","volume-title":"Verification, Model Checking, and Abstract Interpretation","author":"AR Bradley","year":"2011","unstructured":"Bradley, A.R.: SAT-based model checking without unrolling. In: Jhala, R., Schmidt, D. (eds.) VMCAI 2011. LNCS, vol. 6538, pp. 70\u201387. Springer, Heidelberg (2011). https:\/\/doi.org\/10.1007\/978-3-642-18275-4_7"},{"key":"9_CR15","doi-asserted-by":"publisher","unstructured":"Bradley, A.R., Manna, Z.: Checking safety by inductive generalization of counterexamples to induction. In: Formal Methods in Computer-Aided Design, 7th International Conference, FMCAD 2007, Austin, Texas, USA, 11\u201314 November 2007, Proceedings, pp. 173\u2013180. IEEE Computer Society (2007). https:\/\/doi.org\/10.1109\/FAMCAD.2007.15","DOI":"10.1109\/FAMCAD.2007.15"},{"key":"9_CR16","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"24","DOI":"10.1007\/978-3-642-14295-6_5","volume-title":"Computer Aided Verification","author":"R Brayton","year":"2010","unstructured":"Brayton, R., Mishchenko, A.: ABC: an academic industrial-strength verification tool. In: Touili, T., Cook, B., Jackson, P. (eds.) CAV 2010. LNCS, vol. 6174, pp. 24\u201340. Springer, Heidelberg (2010). https:\/\/doi.org\/10.1007\/978-3-642-14295-6_5"},{"key":"9_CR17","doi-asserted-by":"publisher","unstructured":"Cavada, R., et al.: The nuXmv symbolic model checker. In: Biere, A., Bloem, R. (eds.) Computer Aided Verification - 26th International Conference, CAV 2014, Held as Part of the Vienna Summer of Logic, VSL 2014, Vienna, Austria, 18\u201322 July 2014. Proceedings. LNCS, vol.\u00a08559, pp. 334\u2013342. Springer (2014). https:\/\/doi.org\/10.1007\/978-3-319-08867-9_22","DOI":"10.1007\/978-3-319-08867-9_22"},{"key":"9_CR18","doi-asserted-by":"publisher","unstructured":"Cimatti, A., Griggio, A., Mover, S., Tonetta, S.: IC3 modulo theories via implicit predicate abstraction. In: \u00c1brah\u00e1m, E., Havelund, K. (eds.) Tools and Algorithms for the Construction and Analysis of Systems - 20th International Conference, TACAS 2014, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2014, Grenoble, France, 5\u201313 April 2014. Proceedings. LNCS, vol.\u00a08413, pp. 46\u201361. Springer (2014). https:\/\/doi.org\/10.1007\/978-3-642-54862-8_4","DOI":"10.1007\/978-3-642-54862-8_4"},{"key":"9_CR19","unstructured":"Clarke, E.M., Grumberg, O., Kroening, D., Peled, D.A., Veith, H.: Model Checking, 2nd edn. MIT Press (2018). https:\/\/mitpress.mit.edu\/books\/model-checking-second-edition"},{"key":"9_CR20","doi-asserted-by":"publisher","unstructured":"Clarke, E.M., Henzinger, T.A., Veith, H., Bloem, R.: Handbook of Model Checking, 1st edn. Springer (2018). https:\/\/doi.org\/10.1007\/978-3-319-10575-8","DOI":"10.1007\/978-3-319-10575-8"},{"key":"9_CR21","doi-asserted-by":"publisher","unstructured":"Dureja, R., Gurfinkel, A., Ivrii, A., Vizel, Y.: IC3 with internal signals. In: Formal Methods in Computer Aided Design, FMCAD 2021, New Haven, CT, USA, 19\u201322 October 2021, pp. 63\u201371. IEEE (2021). https:\/\/doi.org\/10.34727\/2021\/ISBN.978-3-85448-046-4_14","DOI":"10.34727\/2021\/ISBN.978-3-85448-046-4_14"},{"key":"9_CR22","unstructured":"E\u00e9n, N., Mishchenko, A., Brayton, R.K.: Efficient implementation of property directed reachability. In: Bjesse, P., Slobodov\u00e1, A. (eds.) International Conference on Formal Methods in Computer-Aided Design, FMCAD 2011, Austin, TX, USA, October 30 - November 02, 2011, pp. 125\u2013134. FMCAD Inc. (2011). http:\/\/dl.acm.org\/citation.cfm?id=2157675"},{"key":"9_CR23","doi-asserted-by":"publisher","unstructured":"Goel, A., Sakallah, K.A.: Empirical evaluation of IC3-based model checking techniques on verilog RTL designs. In: Teich, J., Fummi, F. (eds.) Design, Automation & Test in Europe Conference & Exhibition, DATE 2019, Florence, Italy, 25\u201329 March 2019, pp. 618\u2013621. IEEE (2019). https:\/\/doi.org\/10.23919\/DATE.2019.8715289","DOI":"10.23919\/DATE.2019.8715289"},{"key":"9_CR24","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"166","DOI":"10.1007\/978-3-030-20652-9_11","volume-title":"NASA Formal Methods","author":"A Goel","year":"2019","unstructured":"Goel, A., Sakallah, K.: Model checking of verilog RTL Using IC3 with syntax-guided abstraction. In: Badger, J.M., Rozier, K.Y. (eds.) NFM 2019. LNCS, vol. 11460, pp. 166\u2013185. Springer, Cham (2019). https:\/\/doi.org\/10.1007\/978-3-030-20652-9_11"},{"key":"9_CR25","doi-asserted-by":"publisher","unstructured":"Goel, A., Sakallah, K.A.: AVR: abstractly verifying reachability. In: Biere, A., Parker, D. (eds.) Tools and Algorithms for the Construction and Analysis of Systems - 26th International Conference, TACAS 2020, Held as Part of the European Joint Conferences on Theory and Practice of Software, ETAPS 2020, Dublin, Ireland, 25\u201330 April 2020, Proceedings, Part I. LNCS, vol. 12078, pp. 413\u2013422. Springer (2020). https:\/\/doi.org\/10.1007\/978-3-030-45190-5_23","DOI":"10.1007\/978-3-030-45190-5_23"},{"key":"9_CR26","doi-asserted-by":"crossref","unstructured":"Hassan, Z., Bradley, A.R., Somenzi, F.: Better generalization in IC3. In: Formal Methods in Computer-Aided Design, FMCAD 2013, Portland, OR, USA, 20\u201323 October 2013. pp. 157\u2013164. IEEE (2013). https:\/\/ieeexplore.ieee.org\/document\/6679405\/","DOI":"10.1109\/FMCAD.2013.6679405"},{"key":"9_CR27","unstructured":"Ho, Y.S., Mishchenko, A., Brayton, R., Een, N.: Enhancing PDR\/IC3 with localization abstraction. In: Proceedings of the 26th International Workshop on Logic and Synthesis (IWLS) (2017). https:\/\/people.eecs.berkeley.edu\/~alanmi\/publications\/2017\/iwls17_pdr.pdf"},{"key":"9_CR28","doi-asserted-by":"publisher","unstructured":"Hu, G., Tang, J., Yu, C., Zhang, W., Zhang, H.: DeepIC3: guiding IC3 algorithms by graph neural network clause prediction. In: Proceedings of the 29th Asia and South Pacific Design Automation Conference, ASPDAC 2024, Incheon, Korea, 22\u201325 January 2024, pp. 262\u2013268. IEEE (2024). https:\/\/doi.org\/10.1109\/ASP-DAC58780.2024.10473807","DOI":"10.1109\/ASP-DAC58780.2024.10473807"},{"key":"9_CR29","doi-asserted-by":"publisher","unstructured":"Kuehlmann, A., Paruthi, V., Krohm, F., Ganai, M.K.: Robust Boolean reasoning for equivalence checking and functional property verification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 21(12), 1377\u20131394 (2002). https:\/\/doi.org\/10.1109\/TCAD.2002.804386","DOI":"10.1109\/TCAD.2002.804386"},{"key":"9_CR30","doi-asserted-by":"publisher","unstructured":"Li, J., Dureja, R., Pu, G., Rozier, K.Y., Vardi, M.Y.: SimpleCAR: an efficient bug-finding tool based on approximate reachability. In: Chockler, H., Weissenbacher, G. (eds.) Computer Aided Verification - 30th International Conference, CAV 2018, Held as Part of the Federated Logic Conference, FloC 2018, Oxford, UK, 14\u201317 July 2018, Proceedings, Part II. LNCS, vol. 10982, pp. 37\u201344. Springer (2018).https:\/\/doi.org\/10.1007\/978-3-319-96142-2_5","DOI":"10.1007\/978-3-319-96142-2_5"},{"key":"9_CR31","doi-asserted-by":"publisher","unstructured":"Li, J., Zhu, S., Zhang, Y., Pu, G., Vardi, M.Y.: Safety model checking with complementary approximations. In: Parameswaran, S. (ed.) 2017 IEEE\/ACM International Conference on Computer-Aided Design, ICCAD 2017, Irvine, CA, USA, 13\u201316 November 2017, pp. 95\u2013100. IEEE (2017). https:\/\/doi.org\/10.1109\/ICCAD.2017.8203765","DOI":"10.1109\/ICCAD.2017.8203765"},{"key":"9_CR32","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"461","DOI":"10.1007\/978-3-030-81688-9_22","volume-title":"Computer Aided Verification","author":"M Mann","year":"2021","unstructured":"Mann, M., et al.: Pono: a flexible and extensible SMT-based model checker. In: Silva, A., Leino, K. (eds.) CAV 2021, Part II. LNCS, vol. 12760, pp. 461\u2013474. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-81688-9_22"},{"key":"9_CR33","doi-asserted-by":"publisher","unstructured":"McMillan, K.L.: Interpolation and sat-based model checking. In: Jr., W.A.H., Somenzi, F. (eds.) Computer Aided Verification, 15th International Conference, CAV 2003, Boulder, CO, USA, 8\u201312 July 2003, Proceedings. LNCS, vol.\u00a02725, pp. 1\u201313. Springer (2003). https:\/\/doi.org\/10.1007\/978-3-540-45069-6_1","DOI":"10.1007\/978-3-540-45069-6_1"},{"key":"9_CR34","doi-asserted-by":"publisher","unstructured":"Mishchenko, A., Chatterjee, S., Brayton, R.K.: DAG-aware AIG rewriting a fresh look at combinational logic synthesis. In: Sentovich, E. (ed.) Proceedings of the 43rd Design Automation Conference, DAC 2006, San Francisco, CA, USA, 24\u201328 July 2006, pp. 532\u2013535. ACM (2006). https:\/\/doi.org\/10.1145\/1146909.1147048","DOI":"10.1145\/1146909.1147048"},{"key":"9_CR35","doi-asserted-by":"publisher","unstructured":"Niemetz, A., Preiner, M., Wolf, C., Biere, A.: Btor2, BtorMC and Boolector 3.0. In: Chockler, H., Weissenbacher, G. (eds.) Computer Aided Verification - 30th International Conference, CAV 2018, Held as Part of the Federated Logic Conference, FloC 2018, Oxford, UK, 14\u201317 July 2018, Proceedings, Part I. LNCS, vol. 10981, pp. 587\u2013595. Springer (2018). https:\/\/doi.org\/10.1007\/978-3-319-96145-3_32","DOI":"10.1007\/978-3-319-96145-3_32"},{"key":"9_CR36","doi-asserted-by":"publisher","unstructured":"Riener, H., Lee, S., Mishchenko, A., Micheli, G.D.: Boolean rewriting strikes back: reconvergence-driven windowing meets resynthesis. In: 27th Asia and South Pacific Design Automation Conference, ASP-DAC 2022, Taipei, Taiwan, 17\u201320 January 2022, pp. 395\u2013402. IEEE (2022). https:\/\/doi.org\/10.1109\/ASP-DAC52403.2022.9712526","DOI":"10.1109\/ASP-DAC52403.2022.9712526"},{"key":"9_CR37","unstructured":"Seufert, T., Scholl, C., Chandrasekharan, A., Reimer, S., Welp, T.: Making PROGRESS in property directed reachability. In: Methods and Description Languages for Modelling and Verification of Circuits and Systems, MBMV 2022, 25th Workshop, Virtual Event, Germany, 17\u201318 February 2022, pp.\u00a01\u20132. VDE\/IEEE (2022). https:\/\/ieeexplore.ieee.org\/document\/9788579"},{"key":"9_CR38","doi-asserted-by":"publisher","unstructured":"Sheeran, M., Singh, S., St\u00e5lmarck, G.: Checking safety properties using induction and a sat-solver. In: Jr., W.A.H., Johnson, S.D. (eds.) Formal Methods in Computer-Aided Design, Third International Conference, FMCAD 2000, Austin, Texas, USA, 1\u20133 November 2000, Proceedings. LNCS, vol.\u00a01954, pp. 108\u2013125. Springer (2000). https:\/\/doi.org\/10.1007\/3-540-40922-X_8","DOI":"10.1007\/3-540-40922-X_8"},{"key":"9_CR39","doi-asserted-by":"publisher","unstructured":"Su, Y., Yang, Q., Ci, Y.: Predicting lemmas in generalization of IC3. In: De, V. (ed.) Proceedings of the 61st ACM\/IEEE Design Automation Conference, DAC 2024, San Francisco, CA, USA, 23\u201327 June 2024, pp. 208:1\u2013208:6. ACM (2024). https:\/\/doi.org\/10.1145\/3649329.3655970","DOI":"10.1145\/3649329.3655970"},{"key":"9_CR40","unstructured":"Su, Y., Yang, Q., Ci, Y., Huang, Z.: Extended CTG generalization and dynamic adjustment of generalization strategies in IC3 (2025). https:\/\/arxiv.org\/abs\/2501.02480"},{"key":"9_CR41","doi-asserted-by":"crossref","unstructured":"Su, Y., Yang, Q., Ci, Y., Li, Y., Bu, T., Huang, Z.: Deeply optimizing the sat solver for the IC3 algorithm (2025). https:\/\/arxiv.org\/abs\/2501.18612","DOI":"10.1007\/978-3-031-98668-0_12"},{"key":"9_CR42","doi-asserted-by":"publisher","unstructured":"Vizel, Y., Gurfinkel, A.: Interpolating property directed reachability. In: Biere, A., Bloem, R. (eds.) Computer Aided Verification - 26th International Conference, CAV 2014, Held as Part of the Vienna Summer of Logic, VSL 2014, Vienna, Austria, 18\u201322 July 2014. Proceedings. LNCS, vol.\u00a08559, pp. 260\u2013276. Springer (2014). https:\/\/doi.org\/10.1007\/978-3-319-08867-9_17","DOI":"10.1007\/978-3-319-08867-9_17"},{"key":"9_CR43","doi-asserted-by":"publisher","unstructured":"Wang, D., et al.: Formal property verification by abstraction refinement with formal, simulation and hybrid engines. In: Proceedings of the 38th Design Automation Conference, DAC 2001, Las Vegas, NV, USA, 18\u201322 June 2001, pp. 35\u201340. ACM (2001). https:\/\/doi.org\/10.1145\/378239.378260","DOI":"10.1145\/378239.378260"},{"key":"9_CR44","doi-asserted-by":"publisher","unstructured":"Xia, Y., Becchi, A., Cimatti, A., Griggio, A., Li, J., Pu, G.: Searching for i-good lemmas to accelerate safety model checking. In: Enea, C., Lal, A. (eds.) Computer Aided Verification - 35th International Conference, CAV 2023, Paris, France, 17\u201322 July 2023, Proceedings, Part II. LNCS, vol. 13965, pp. 288\u2013308. Springer (2023). https:\/\/doi.org\/10.1007\/978-3-031-37703-7_14","DOI":"10.1007\/978-3-031-37703-7_14"},{"key":"9_CR45","doi-asserted-by":"publisher","unstructured":"Yu, E., Froleyks, N., Biere, A., Heljanko, K.: Towards compositional hardware model checking certification. In: Nadel, A., Rozier, K.Y. (eds.) Formal Methods in Computer-Aided Design, FMCAD 2023, Ames, IA, USA, 24\u201327 October 2023, pp. 1\u201311. IEEE (2023). https:\/\/doi.org\/10.34727\/2023\/ISBN.978-3-85448-060-0_12","DOI":"10.34727\/2023\/ISBN.978-3-85448-060-0_12"}],"container-title":["Lecture Notes in Computer Science","Computer Aided Verification"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-98668-0_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,27]],"date-time":"2026-04-27T15:08:31Z","timestamp":1777302511000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-98668-0_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025]]},"ISBN":["9783031986673","9783031986680"],"references-count":45,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-98668-0_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025]]},"assertion":[{"value":"22 July 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"CAV","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computer Aided Verification","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Zagreb","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Croatia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21 July 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 July 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"37","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cav2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/conferences.i-cav.org\/2025\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}