{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T16:49:30Z","timestamp":1757609370090,"version":"3.44.0"},"publisher-location":"Cham","reference-count":27,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783031998539"},{"type":"electronic","value":"9783031998546"}],"license":[{"start":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T00:00:00Z","timestamp":1756252800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T00:00:00Z","timestamp":1756252800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-031-99854-6_1","type":"book-chapter","created":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T05:09:53Z","timestamp":1756184993000},"page":"3-23","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Noise Injection for\u00a0Performance Bottleneck Analysis"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2707-6940","authenticated-orcid":false,"given":"Aur\u00e9lien","family":"Delval","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9007-6145","authenticated-orcid":false,"given":"Pablo","family":"de Oliveira Castro","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-4975-5469","authenticated-orcid":false,"given":"William","family":"Jalby","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9013-4413","authenticated-orcid":false,"given":"Etienne","family":"Renault","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,8,27]]},"reference":[{"key":"1_CR1","doi-asserted-by":"crossref","unstructured":"Abel, A., Reineke, J.: uiCA: accurate throughput prediction of basic blocks on recent Intel microarchitectures. In: ICS \u201922: 2022 International Conference on Supercomputing (2022). https:\/\/dl.acm.org\/doi\/pdf\/10.1145\/3524059.3532396","DOI":"10.1145\/3524059.3532396"},{"key":"1_CR2","doi-asserted-by":"publisher","unstructured":"Ates, E., Zhang, Y., Aksar, B., Brandt, J., et\u00a0al.: HPAS: An HPC performance anomaly suite for reproducing performance variations. In: Proc. of the 48th International Conference on Parallel Processing (2019). https:\/\/doi.org\/10.1145\/3337821.3337907","DOI":"10.1145\/3337821.3337907"},{"key":"1_CR3","volume-title":"Generalization of the Decremental Performance Analysis to Differential Analysis","author":"Z Bendifallah","year":"2015","unstructured":"Bendifallah, Z.: Generalization of the Decremental Performance Analysis to Differential Analysis. Universit\u00e9 de Versailles-Saint Quentin en Yvelines (Sep, Theses (2015)"},{"key":"1_CR4","doi-asserted-by":"publisher","DOI":"10.1145\/2024716.2024718","author":"N Binkert","year":"2011","unstructured":"Binkert, N., Beckmann, B., Black, G.: Reinhardt, other: the gem5 simulator. SIGARCH Comput. Archit. News (2011). https:\/\/doi.org\/10.1145\/2024716.2024718","journal-title":"SIGARCH Comput. Archit. News"},{"key":"1_CR5","unstructured":"Bruening, D., Amarasinghe, S.: Efficient, transparent, and comprehensive runtime code manipulation. Ph.D. Thesis, Massachusetts Institute of Technology (2004)"},{"key":"1_CR6","doi-asserted-by":"publisher","unstructured":"Carlson, T.E., Heirman, W., Eeckhout, L.: Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation. In: Proc. of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis (2011). https:\/\/doi.org\/10.1145\/2063384.2063454","DOI":"10.1145\/2063384.2063454"},{"key":"1_CR7","doi-asserted-by":"publisher","unstructured":"Charif-Rubial, A.S., Oseret, E., Noudohouenou, J., Jalby, W., et\u00a0al.: CQA: a code quality analyzer tool at binary level. In: 2014 21st International Conference on High Performance Computing (HiPC) (2014). https:\/\/doi.org\/10.1109\/HiPC.2014.7116904","DOI":"10.1109\/HiPC.2014.7116904"},{"key":"1_CR8","doi-asserted-by":"publisher","unstructured":"Chen, Z., Gong, Z., Szaday, J.J., Wong, D.C., et\u00a0al.: Lore: A loop repository for the evaluation of compilers. In: 2017 IEEE International Symposium on Workload Characterization (2017). https:\/\/doi.org\/10.1109\/IISWC.2017.8167779","DOI":"10.1109\/IISWC.2017.8167779"},{"key":"1_CR9","doi-asserted-by":"publisher","unstructured":"Fiedor, J., Vojnar, T.: Noise-based testing and analysis of multi-threaded C\/C++ programs on the binary level (2012). https:\/\/doi.org\/10.1145\/2338967.2336813","DOI":"10.1145\/2338967.2336813"},{"key":"1_CR10","volume-title":"A Performance Projection Approach for Design-space Exploration on Arm HPC Environment","author":"C Gavoille","year":"2024","unstructured":"Gavoille, C.: A Performance Projection Approach for Design-space Exploration on Arm HPC Environment. Universit\u00e9 de Bordeaux, Theses (2024)"},{"key":"1_CR11","doi-asserted-by":"publisher","unstructured":"Georgakoudis, G., Laguna, I., Nikolopoulos, D.S., Schulz, M.: Refine: realistic fault injection via compiler-based instrumentation for accuracy, portability and speed. In: Proc. of the International Conference for High Performance Computing, Networking, Storage and Analysis (2017). https:\/\/doi.org\/10.1145\/3126908.3126972","DOI":"10.1145\/3126908.3126972"},{"key":"1_CR12","unstructured":"Hofmann, J., Eitzinger, J., Fey, D.: Execution-cache-memory performance model: Introduction and validation (2017)"},{"key":"1_CR13","doi-asserted-by":"publisher","unstructured":"Kolia\u00ef, S., Bendifallah, Z., Tribalat, M., Valensi, C., et\u00a0al.: Quantifying performance bottleneck cost through differential analysis. In: Proc. of the 27th International ACM Conference on International Conference on Supercomputing (2013). https:\/\/doi.org\/10.1145\/2464996.2465440","DOI":"10.1145\/2464996.2465440"},{"key":"1_CR14","doi-asserted-by":"publisher","unstructured":"Lattner, C., Adve, V.: LLVM: a compilation framework for lifelong program analysis and transformation. In: International Symposium on Code Generation and Optimization, 2004. CGO 2004. (2004). https:\/\/doi.org\/10.1109\/CGO.2004.1281665","DOI":"10.1109\/CGO.2004.1281665"},{"key":"1_CR15","doi-asserted-by":"publisher","unstructured":"Luk, C.K., Cohn, R., Muth, R., Patil, H., et\u00a0al.: Pin: building customized program analysis tools with dynamic instrumentation. In: Proc. of the 2005 ACM SIGPLAN Conference on Programming Language Design and Implementation (2005). https:\/\/doi.org\/10.1145\/1065010.1065034","DOI":"10.1145\/1065010.1065034"},{"key":"1_CR16","doi-asserted-by":"publisher","DOI":"10.2172\/1183550","author":"M Maiterth","year":"2015","unstructured":"Maiterth, M.: Scalability under a power bound using the gremlins framework. Tech. Rep. (2015). https:\/\/doi.org\/10.2172\/1183550","journal-title":"Tech. Rep."},{"key":"1_CR17","doi-asserted-by":"publisher","unstructured":"McCalpin, J.D.: Bandwidth limits in the intel Xeon max (sapphire rapids with HBM) processors. In: High Performance Computing: ISC High Performance 2023 International Workshops (2023). https:\/\/doi.org\/10.1007\/978-3-031-40843-4_30","DOI":"10.1007\/978-3-031-40843-4_30"},{"key":"1_CR18","doi-asserted-by":"publisher","unstructured":"Moseley, T., Vachharajani, N., Jalby, W.: Hardware performance monitoring for the rest of Us: a Position and Survey. In: 8th Network and Parallel Computing (2011).https:\/\/doi.org\/10.1007\/978-3-642-24403-2_23","DOI":"10.1007\/978-3-642-24403-2_23"},{"key":"1_CR19","unstructured":"Mucci, P.J., Browne, S., Deane, C., Ho, G.: PAPI: a portable interface to hardware performance counters (1999)"},{"key":"1_CR20","doi-asserted-by":"publisher","unstructured":"Nethercote, N., Seward, J.: Valgrind: a framework for heavyweight dynamic binary instrumentation. In: Proc. of the 28th ACM SIGPLAN Conference on Programming Language Design and Implementation (2007). https:\/\/doi.org\/10.1145\/1250734.1250746","DOI":"10.1145\/1250734.1250746"},{"key":"1_CR21","doi-asserted-by":"publisher","unstructured":"de\u00a0Oliveira\u00a0Castro, P., Kashnikov, Y., Akel, C., Popov, M., et\u00a0al.: Fine-grained benchmark subsetting for system selection. CGO \u201914 (2018). https:\/\/doi.org\/10.1145\/2544137.2544144","DOI":"10.1145\/2544137.2544144"},{"key":"1_CR22","doi-asserted-by":"crossref","unstructured":"Palomares, V., Wong, D.C., Kuck, D.J., Jalby, W.: Evaluating out-of-order engine limitations using uop flow simulation. In: Proc. of the 9th International Workshop on Parallel Tools for High Performance Computing, September 2015 (2016)","DOI":"10.1007\/978-3-319-39589-0_13"},{"key":"1_CR23","unstructured":"Pompougnac, H., Dutilleul, A., Guillon, C., Derumigny, N., Rastello, F.: Performance bottlenecks detection through microarchitectural sensitivity (2024)"},{"key":"1_CR24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.111.0025","author":"RM Tomasulo","year":"1967","unstructured":"Tomasulo, R.M.: An efficient algorithm for exploiting multiple arithmetic units. IBM J. Res. Dev. (1967). https:\/\/doi.org\/10.1147\/rd.111.0025","journal-title":"IBM J. Res. Dev."},{"key":"1_CR25","unstructured":"Valensi, C.: A generic approach to the definition of low-level components for multi-architecture binary analysis. Ph.D. Thesis, Versailles-St Quentin En Yvelines (2014)"},{"key":"1_CR26","doi-asserted-by":"publisher","DOI":"10.1145\/3494523","author":"N Wu","year":"2022","unstructured":"Wu, N., Xie, Y.: A survey of machine learning for computer architecture and systems. ACM Comput. Surv. (2022). https:\/\/doi.org\/10.1145\/3494523","journal-title":"ACM Comput. Surv."},{"key":"1_CR27","doi-asserted-by":"publisher","unstructured":"Yasin, A.: A top-down method for performance analysis and counters architecture. In: 2014 IEEE International Symposium on Performance Analysis of Systems and Software (ISPASS) (2014). https:\/\/doi.org\/10.1109\/ISPASS.2014.6844459","DOI":"10.1109\/ISPASS.2014.6844459"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2025: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-99854-6_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,3]],"date-time":"2025-09-03T09:43:23Z","timestamp":1756892603000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-99854-6_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,27]]},"ISBN":["9783031998539","9783031998546"],"references-count":27,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-99854-6_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025,8,27]]},"assertion":[{"value":"27 August 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dresden","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 August 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 August 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2025.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}