{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,28]],"date-time":"2026-03-28T16:50:27Z","timestamp":1774716627859,"version":"3.50.1"},"publisher-location":"Cham","reference-count":20,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031998539","type":"print"},{"value":"9783031998546","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T00:00:00Z","timestamp":1756252800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,8,27]],"date-time":"2025-08-27T00:00:00Z","timestamp":1756252800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-031-99854-6_6","type":"book-chapter","created":{"date-parts":[[2025,8,26]],"date-time":"2025-08-26T05:09:56Z","timestamp":1756184996000},"page":"85-99","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":1,"title":["TSim4CXL: Trace-Driven Simulation Framework for\u00a0CXL-Based High-Performance Computing Systems"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-4594-3710","authenticated-orcid":false,"given":"Jaewoo","family":"Son","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0002-9755-3906","authenticated-orcid":false,"given":"Youngchul","family":"Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7472-9142","authenticated-orcid":false,"given":"Soonhoi","family":"Ha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,8,27]]},"reference":[{"key":"6_CR1","doi-asserted-by":"publisher","unstructured":"IEEE standard for standard systemc\u00ae language reference manual. IEEE Std 1666-2023, pp. 1\u2013618 (2023). https:\/\/doi.org\/10.1109\/IEEESTD.2023.10246125","DOI":"10.1109\/IEEESTD.2023.10246125"},{"key":"6_CR2","doi-asserted-by":"publisher","unstructured":"Arif, M., Assogba, K., Rafique, M.M., Vazhkudai, S.: Exploiting cxl-based memory for distributed deep learning. In: Proceedings of the 51st International Conference on Parallel Processing (2023). https:\/\/doi.org\/10.1145\/3545008.3545054","DOI":"10.1145\/3545008.3545054"},{"key":"6_CR3","doi-asserted-by":"publisher","unstructured":"Cai, L., Gajski, D.: Transaction level modeling. In: IEEE\/ACM\/IFIP HW\/SW Codesign and Systems Synthesis (2003). https:\/\/doi.org\/10.1109\/CODESS.2003.1275250","DOI":"10.1109\/CODESS.2003.1275250"},{"key":"6_CR4","unstructured":"Compute express link consortium: CXL specification 3.0, v1.0 (2022)"},{"key":"6_CR5","unstructured":"Gouk, D., Lee, S., Kwon, M., Jung, M.: Direct access, high-performance memory disaggregation with DirectCXL. In: USENIX ATC, pp. 287\u2013294 (2022)"},{"key":"6_CR6","doi-asserted-by":"publisher","unstructured":"Jang, J., Choi, H., Bae, H., Lee, S., Kwon, M., Jung, M.: Bridging software-hardware for cxl memory disaggregation in billion-scale nearest neighbor search. ACM Trans. Storage (2024). https:\/\/doi.org\/10.1145\/3639471","DOI":"10.1145\/3639471"},{"key":"6_CR7","doi-asserted-by":"publisher","unstructured":"Lee, H., Choi, K., Lee, H., Sim, J.: SDM: Sharing-enabled disaggregated memory system with cache coherent compute express link. In: 2023 32nd International Conference on Parallel Architectures and Compilation Techniques (PACT) (2023). https:\/\/doi.org\/10.1109\/PACT58117.2023.00016","DOI":"10.1109\/PACT58117.2023.00016"},{"key":"6_CR8","doi-asserted-by":"publisher","unstructured":"Li, H., et\u00a0al.: Pond: CXL-based memory pooling systems for cloud platforms. In: Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, Volume 2 (2023). https:\/\/doi.org\/10.1145\/3575693.3578835","DOI":"10.1145\/3575693.3578835"},{"key":"6_CR9","unstructured":"Luo, H., et\u00a0al.: Ramulator 2.0: Dram simulator (2023)"},{"key":"6_CR10","unstructured":"MemVerge: CXL flight simulator (2023). https:\/\/memverge.com\/cxl-qemuemulating-cxl-shared-memory-devices-in-qemu\/"},{"key":"6_CR11","doi-asserted-by":"publisher","unstructured":"Park, S.S., et\u00a0al.: An LPDDR-based CXL-PNM platform for TCO-efficient inference of transformer-based large language models. In: Proceedings 2024 IEEE International Symposium on High-Performance Computer Architecture (HPCA) (2024). https:\/\/doi.org\/10.1109\/HPCA57654.2024.00078","DOI":"10.1109\/HPCA57654.2024.00078"},{"key":"6_CR12","doi-asserted-by":"publisher","unstructured":"Puri, A., Bellamkonda, K., Narreddy, K., Jose, J., Tamarapalli, V., Narayanan, V.: Dracksim: Simulating cxl-enabled large-scale disaggregated memory systems, pp. 3\u201314. SIGSIM-PADS \u201924, NY, USA (2024). https:\/\/doi.org\/10.1145\/3615979.3656059","DOI":"10.1145\/3615979.3656059"},{"key":"6_CR13","unstructured":"Samsung electronics: Scalable memory development kit v1.3 (2023). https:\/\/github.com\/OpenMPDK\/SMDK"},{"key":"6_CR14","doi-asserted-by":"publisher","unstructured":"Sharma, D.D.: Compute express link\u00ae: An open industry-standard interconnect enabling heterogeneous data-centric computing. In: IEEE Symposium on High-Performance Interconnects, pp. 5\u201312 (2022). https:\/\/doi.org\/10.1109\/HOTI55740.2022.00017","DOI":"10.1109\/HOTI55740.2022.00017"},{"issue":"1","key":"6_CR15","doi-asserted-by":"publisher","first-page":"5","DOI":"10.1109\/LCA.2022.3226482","volume":"22","author":"J Sim","year":"2023","unstructured":"Sim, J., et al.: Computational cxl-memory solution for accelerating memory-intensive applications. IEEE Comput. Archit. Lett. 22(1), 5\u20138 (2023). https:\/\/doi.org\/10.1109\/LCA.2022.3226482","journal-title":"IEEE Comput. Archit. Lett."},{"key":"6_CR16","unstructured":"SK hynix: HMSDK (2023). https:\/\/github.com\/skhynix\/hmsdk"},{"key":"6_CR17","doi-asserted-by":"publisher","unstructured":"Sun, Y., et\u00a0al.: Demystifying cxl memory with genuine cxl-ready systems and devices. In: IEEE\/ACM International Symposium on Microarchitecture (MICRO) (2023). https:\/\/doi.org\/10.1145\/3613424.3614256","DOI":"10.1145\/3613424.3614256"},{"key":"6_CR18","doi-asserted-by":"publisher","DOI":"10.1016\/j.cpc.2021.108171","author":"AP Thompson","year":"2022","unstructured":"Thompson, A.P., et al.: LAMMPS - a flexible simulation tool for particle-based materials modeling. Comp. Phys. Comm. (2022). https:\/\/doi.org\/10.1016\/j.cpc.2021.108171","journal-title":"Comp. Phys. Comm."},{"key":"6_CR19","doi-asserted-by":"publisher","unstructured":"Tran, T., et\u00a0al.: OMB-cxl: A micro-benchmark suite for evaluating MPI communication utilizing compute express link memory devices. PEARC \u201924 (2024). https:\/\/doi.org\/10.1145\/3626203.3670533","DOI":"10.1145\/3626203.3670533"},{"key":"6_CR20","doi-asserted-by":"publisher","unstructured":"Yun, D., Kim, S., Ha, S.: Relaxed synchronization technique for speeding-up the parallel simulation of multiprocessor systems. In: Asia and South Pacific Design Automation Conference (2012). https:\/\/doi.org\/10.1109\/ASPDAC.2012.6164990","DOI":"10.1109\/ASPDAC.2012.6164990"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2025: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-99854-6_6","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,3]],"date-time":"2025-09-03T09:43:53Z","timestamp":1756892633000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-99854-6_6"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,27]]},"ISBN":["9783031998539","9783031998546"],"references-count":20,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-99854-6_6","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8,27]]},"assertion":[{"value":"27 August 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dresden","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 August 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 August 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2025.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}