{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,9,24]],"date-time":"2026-09-24T16:52:50Z","timestamp":1790268770449,"version":"4.1.0"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783031998713","type":"print"},{"value":"9783031998720","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T00:00:00Z","timestamp":1755820800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,8,22]],"date-time":"2025-08-22T00:00:00Z","timestamp":1755820800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-031-99872-0_14","type":"book-chapter","created":{"date-parts":[[2025,8,21]],"date-time":"2025-08-21T11:08:57Z","timestamp":1755774537000},"page":"197-210","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["SimPart: A Simple Yet Effective Replication-Aided Partitioning Algorithm for\u00a0Logic Simulation on\u00a0GPU"],"prefix":"10.1007","author":[{"given":"Yi-Hua","family":"Chung","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Shui","family":"Jiang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Wan-Luan","family":"Lee","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yanqing","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Haoxing","family":"Ren","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsung-Yi","family":"Ho","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Tsung-Wei","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,8,22]]},"reference":[{"key":"14_CR1","doi-asserted-by":"crossref","unstructured":"Beamer, S., et\u00a0al.: Efficiently exploiting low activity factors to accelerate RTL simulation. In: ACM\/IEEE DAC, pp.\u00a01\u20136 (2020)","DOI":"10.1109\/DAC18072.2020.9218632"},{"key":"14_CR2","unstructured":"Emami, S.: Highly Parallel RTL Simulation. Ph.D. thesis, EPFL (2024)"},{"key":"14_CR3","unstructured":"Gaiser, J., et\u00a0al.: Dynamic control flow in cuda graphs with conditional nodes (2024)"},{"key":"14_CR4","doi-asserted-by":"crossref","unstructured":"Gottesb\u00fcren, L., et\u00a0al.: Scalable shared-memory hypergraph partitioning. In: 23rd Workshop on ALENEX 2021, pp. 16\u201330. SIAM (2021)","DOI":"10.1137\/1.9781611976472.2"},{"key":"14_CR5","doi-asserted-by":"crossref","unstructured":"Huang, T.W., et\u00a0al.: OpenTimer v2: a new parallel incremental timing analysis engine. IEEE TCAD 40, 776\u2013789(2021)","DOI":"10.1109\/TCAD.2020.3007319"},{"key":"14_CR6","doi-asserted-by":"crossref","unstructured":"Huang, T.W., et\u00a0al.: Taskflow: a lightweight parallel and heterogeneous task graph computing system. IEEE TPDS 33, 1303\u20131320 (2022)","DOI":"10.1109\/TPDS.2021.3104255"},{"key":"14_CR7","doi-asserted-by":"crossref","unstructured":"LaSalle, D., et\u00a0al.: Multi-threaded graph partitioning. In: IEEE IPDPS, pp. 225\u2013236 (2013)","DOI":"10.1109\/IPDPS.2013.50"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Lee, W.L., et\u00a0al.: G-kway: multilevel GPU-accelerated k-way graph partitioner. In: ACM\/IEEE DAC (2024)","DOI":"10.1145\/3649329.3656238"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Lin, D.L., et\u00a0al.: From RTL to CUDA: a GPU acceleration flow for RTL simulation with batch stimulus. In: Proceedings of the 51st ICPP, pp. 1\u201312 (2022)","DOI":"10.1145\/3545008.3545091"},{"key":"14_CR10","doi-asserted-by":"crossref","unstructured":"Lin, D.L., et\u00a0al.: GenFuzz: GPU-accelerated hardware fuzzing using genetic algorithm with multiple inputs. In: ACM\/IEEE DAC (2023)","DOI":"10.1109\/DAC56929.2023.10247942"},{"key":"14_CR11","doi-asserted-by":"crossref","unstructured":"Lin, D.L., et\u00a0al.: TaroRTL: accelerating RTL Simulation using coroutine-based heterogeneous task graph scheduling. In: Euro-Par (2024)","DOI":"10.1007\/978-3-031-69583-4_11"},{"key":"14_CR12","doi-asserted-by":"crossref","unstructured":"Olmedo, I.S., et\u00a0al.: Dissecting the CUDA scheduling hierarchy: a performance and predictability perspective. In: IEEE RTAS, pp. 213\u2013225 (2020)","DOI":"10.1109\/RTAS48715.2020.000-5"},{"key":"14_CR13","unstructured":"Snyder, W.: Verilator 4.0: open simulation goes multi- threaded (2018)"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Tong, J., et\u00a0al.: BatchSim: parallel RTL simulation using inter-cycle batching and task graph parallelism. In: IEEE ISVLSI (2024)","DOI":"10.1109\/ISVLSI61997.2024.00155"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Wang, H., et\u00a0al.: RepCut: superlinear parallel RTL simulation with replication-aided partitioning. In: ACM ASPLOS, pp. 572\u2013585 (2023)","DOI":"10.1145\/3582016.3582034"},{"key":"14_CR16","volume-title":"Don\u2019t Repeat Yourself!","author":"H Wang","year":"2024","unstructured":"Wang, H., et al.: Don\u2019t Repeat Yourself! ACM ASPLOS, Coarse-Grained Circuit Deduplication to Accelerate RTL Simulation. In (2024)"},{"key":"14_CR17","doi-asserted-by":"crossref","unstructured":"Wong, H., et\u00a0al.: Demystifying GPU microarchitecture through microbenchmarking. In: 2010 IEEE ISPASS, pp. 235\u2013246. IEEE (2010)","DOI":"10.1109\/ISPASS.2010.5452013"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Zhang, Y., et\u00a0al.: GL0AM: GPU logic simulation using 0-delay and re-simulation acceleration method. In: IEEE\/ACM ICCAD (2024)","DOI":"10.1145\/3676536.3676675"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Zhou, K., et\u00a0al.: Khronos: fusing memory access for improved hardware RTL simulation. In: IEEE\/ACM Micro, pp. 180\u2013193 (2023)","DOI":"10.1145\/3613424.3614301"}],"container-title":["Lecture Notes in Computer Science","Euro-Par 2025: Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-031-99872-0_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,2]],"date-time":"2026-06-02T13:25:10Z","timestamp":1780406710000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-031-99872-0_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,22]]},"ISBN":["9783031998713","9783031998720"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-031-99872-0_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,8,22]]},"assertion":[{"value":"22 August 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"Euro-Par","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"European Conference on Parallel Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Dresden","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"25 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"29 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"31","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"europar2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/2025.euro-par.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}