{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,21]],"date-time":"2025-10-21T00:33:54Z","timestamp":1761006834434,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032014047","type":"print"},{"value":"9783032014054","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T00:00:00Z","timestamp":1760486400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,15]],"date-time":"2025-10-15T00:00:00Z","timestamp":1760486400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-01405-4_20","type":"book-chapter","created":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T10:24:59Z","timestamp":1760955899000},"page":"478-501","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Hardware Design Methodology to\u00a0Prevent Microarchitectural Transition Leakages"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0001-8254-9130","authenticated-orcid":false,"given":"Mathieu","family":"Escouteloup","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0006-2194-7991","authenticated-orcid":false,"given":"Vincent","family":"Migliore","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2025,10,15]]},"reference":[{"key":"20_CR1","unstructured":"Embench: A Modern Embedded Benchmark Suite (2021). https:\/\/www.embench.org\/"},{"key":"20_CR2","unstructured":"Chisel\/FIRRTL Hardware Compiler Framework (2023). https:\/\/www.chisel-lang.org\/"},{"key":"20_CR3","doi-asserted-by":"publisher","unstructured":"Arora, V., Buhan, I., Perin, G., Picek, S.: A tale of two boards: on the influence of microarchitecture on side-channel leakage. In: Grosso, V., P\u00f6ppelmann, T. (eds.) Smart Card Research and Advanced Applications, vol. 13173, pp. 80\u201396. Springer International Publishing, Cham (2022). https:\/\/doi.org\/10.1007\/978-3-030-97348-3_5","DOI":"10.1007\/978-3-030-97348-3_5"},{"key":"20_CR4","doi-asserted-by":"publisher","unstructured":"Arsath K\u00a0F, M., Ganesan, V., Bodduna, R., Rebeiro, C.: PARAM: a microprocessor hardened for power side-channel attack resistance. In: 2020 IEEE International Symposium on Hardware Oriented Security and Trust (HOST), pp. 23\u201334 (2020). https:\/\/doi.org\/10.1109\/HOST45689.2020.9300263","DOI":"10.1109\/HOST45689.2020.9300263"},{"key":"20_CR5","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"64","DOI":"10.1007\/978-3-319-16763-3_5","volume-title":"Smart Card Research and Advanced Applications","author":"J Balasch","year":"2015","unstructured":"Balasch, J., Gierlichs, B., Grosso, V., Reparaz, O., Standaert, F.-X.: On the cost of lazy engineering for masked software implementations. In: Joye, M., Moradi, A. (eds.) CARDIS 2014. LNCS, vol. 8968, pp. 64\u201381. Springer, Cham (2015). https:\/\/doi.org\/10.1007\/978-3-319-16763-3_5"},{"key":"20_CR6","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/978-3-030-68773-1_13","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"A Barenghi","year":"2021","unstructured":"Barenghi, A., Brevi, M., Fornaciari, W., Pelosi, G., Zoni, D.: Integrating side channel security in the FPGA hardware design flow. In: Bertoni, G.M., Regazzoni, F. (eds.) COSADE 2020. LNCS, vol. 12244, pp. 275\u2013290. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-68773-1_13"},{"key":"20_CR7","doi-asserted-by":"publisher","unstructured":"Barenghi, A., Pelosi, G.: Side-channel security of superscalar CPUs: evaluating the impact of micro-architectural features. In: Proceedings of the 55th Annual Design Automation Conference, pp.\u00a01\u20136. ACM, San Francisco California (2018). https:\/\/doi.org\/10.1145\/3195970.3196112","DOI":"10.1145\/3195970.3196112"},{"key":"20_CR8","doi-asserted-by":"publisher","unstructured":"Barthe, G., Gourjon, M., Gr\u00e9goire, B., Orlt, M., Paglialonga, C., Porth, L.: Masking in fine-grained leakage models: construction, implementation and verification. IACR Trans. Cryptographic Hardware Embedded Syst. 189\u2013228 (2021). https:\/\/doi.org\/10.46586\/tches.v2021.i2.189-228. https:\/\/tches.iacr.org\/index.php\/TCHES\/article\/view\/8792","DOI":"10.46586\/tches.v2021.i2.189-228"},{"key":"20_CR9","doi-asserted-by":"publisher","unstructured":"Bellizia, D., Bongiovanni, S., Monsurr\u00f2, P., Scotti, G., Trifiletti, A., Trotta, F.B.: Secure double rate registers as an RTL countermeasure against power analysis attacks. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 26(7), 1368\u20131376 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2816914. https:\/\/ieeexplore.ieee.org\/document\/8327903","DOI":"10.1109\/TVLSI.2018.2816914"},{"key":"20_CR10","doi-asserted-by":"publisher","unstructured":"Bos, J.W., Gourjon, M., Renes, J., Schneider, T., van Vredendaal, C.: Masking Kyber: first- and higher-order implementations. IACR Trans. Cryptographic Hardware Embedded Syst. 173\u2013214 (2021). https:\/\/doi.org\/10.46586\/tches.v2021.i4.173-214. https:\/\/tches.iacr.org\/index.php\/TCHES\/article\/view\/9064","DOI":"10.46586\/tches.v2021.i4.173-214"},{"key":"20_CR11","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"69","DOI":"10.1007\/978-3-642-29912-4_6","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"J-S Coron","year":"2012","unstructured":"Coron, J.-S., Giraud, C., Prouff, E., Renner, S., Rivain, M., Vadnala, P.K.: Conversion of security proofs from one leakage model to another: a new issue. In: Schindler, W., Huss, S.A. (eds.) COSADE 2012. LNCS, vol. 7275, pp. 69\u201381. Springer, Heidelberg (2012). https:\/\/doi.org\/10.1007\/978-3-642-29912-4_6"},{"issue":"11","key":"20_CR12","doi-asserted-by":"publisher","first-page":"3733","DOI":"10.1109\/TCAD.2022.3197507","volume":"41","author":"A Grandmaison","year":"2022","unstructured":"Grandmaison, A., Heydemann, K., Meunier, Q.L.: ARMISTICE: micro-architectural leakage modelling for masked software formal verification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11), 3733\u20133744 (2022)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"20_CR13","doi-asserted-by":"publisher","unstructured":"De\u00a0Mulder, E., Gummalla, S., Hutter, M.: Protecting RISC-V against side-channel attacks. In: 2019 56th ACM\/IEEE Design Automation Conference (DAC), pp.\u00a01\u20134. ACM, Las Vegas NV USA (2019). https:\/\/doi.org\/10.1145\/3316781.3323485","DOI":"10.1145\/3316781.3323485"},{"key":"20_CR14","unstructured":"Escouteloup, M., Migliore, V.: Design platform and microbenchmarks (2025). https:\/\/gitlab.com\/herd-ware\/root"},{"key":"20_CR15","doi-asserted-by":"crossref","unstructured":"Gao, S., Gro\u00dfsch\u00e4dl, J., Marshall, B., Page, D., Pham, T., Regazzoni, F.: An instruction set extension to support software-based masking. IACR Trans. Cryptographic Hardware Embedded Syst. 43 (2020)","DOI":"10.46586\/tches.v2021.i4.283-325"},{"key":"20_CR16","doi-asserted-by":"publisher","unstructured":"Gao, S., Marshall, B., Page, D., Pham, T.: FENL: an ISE to mitigate analogue micro-architectural leakage. IACR Trans. Cryptographic Hardware Embedded Syst. 73\u201398 (2020). https:\/\/doi.org\/10.13154\/tches.v2020.i2.73-98. https:\/\/tches.iacr.org\/index.php\/TCHES\/article\/view\/8545","DOI":"10.13154\/tches.v2020.i2.73-98"},{"key":"20_CR17","unstructured":"Gao, S., Oswald, E., Page, D.: Reverse engineering the micro-architectural leakage features of a commercial processor. Cryptology ePrint Archive (2021)"},{"key":"20_CR18","unstructured":"Gigerl, B., Hadzic, V., Primas, R., Mangard, S., Bloem, R.: COCO: co-design and co-verification of masked software implementations on CPUs. In: 30th USENIX Security Symposium (USENIX Security 2021), p.\u00a018 (2021)"},{"key":"20_CR19","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-030-92075-3_1","volume-title":"Advances in Cryptology \u2013 ASIACRYPT 2021","author":"B Gigerl","year":"2021","unstructured":"Gigerl, B., Primas, R., Mangard, S.: Secure and efficient software masking on superscalar pipelined processors. In: Tibouchi, M., Wang, H. (eds.) ASIACRYPT 2021. LNCS, vol. 13091, pp. 3\u201332. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-92075-3_1"},{"key":"20_CR20","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"463","DOI":"10.1007\/978-3-540-45146-4_27","volume-title":"Advances in Cryptology - CRYPTO 2003","author":"Y Ishai","year":"2003","unstructured":"Ishai, Y., Sahai, A., Wagner, D.: Private circuits: securing hardware against probing attacks. In: Boneh, D. (ed.) CRYPTO 2003. LNCS, vol. 2729, pp. 463\u2013481. Springer, Heidelberg (2003). https:\/\/doi.org\/10.1007\/978-3-540-45146-4_27"},{"key":"20_CR21","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"82","DOI":"10.1007\/978-3-319-89641-0_5","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"Y Le Corre","year":"2018","unstructured":"Le Corre, Y., Gro\u00dfsch\u00e4dl, J., Dinu, D.: Micro-architectural power simulator for leakage assessment of cryptographic software on ARM cortex-M3 processors. In: Fan, J., Gierlichs, B. (eds.) COSADE 2018. LNCS, vol. 10815, pp. 82\u201398. Springer, Cham (2018). https:\/\/doi.org\/10.1007\/978-3-319-89641-0_5"},{"key":"20_CR22","unstructured":"Marshall, B., Page, D.: SME: Scalable Masking Extensions. Cryptology ePrint Archive p.\u00a025 (2021)"},{"key":"20_CR23","doi-asserted-by":"publisher","unstructured":"Marshall, B., Page, D., Webb, J.: MIRACLE: MIcRo-ArChitectural leakage evaluation: a study of micro-architectural power leakage across many devices. IACR Trans. Cryptographic Hardware Embedded Syst. 175\u2013220 (2021). https:\/\/doi.org\/10.46586\/tches.v2022.i1.175-220","DOI":"10.46586\/tches.v2022.i1.175-220"},{"key":"20_CR24","first-page":"517","volume":"2016","author":"D McCann","year":"2016","unstructured":"McCann, D., Whitnall, C., Oswald, E.: ELMO: emulating leaks for the ARM Cortex-M0 without access to a side channel lab. IACR Cryptol. ePrint Arch. 2016, 517 (2016)","journal-title":"IACR Cryptol. ePrint Arch."},{"key":"20_CR25","doi-asserted-by":"crossref","unstructured":"O\u2019Flynn, C., Chen, Z.: Chipwhisperer: an open-source platform for hardware embedded security research. In: Constructive Side-Channel Analysis and Secure Design (COSADE), pp. 243\u2013260. Springer, Paris (2014)","DOI":"10.1007\/978-3-319-10175-0_17"},{"key":"20_CR26","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/978-3-319-64647-3_17","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"K Papagiannopoulos","year":"2017","unstructured":"Papagiannopoulos, K., Veshchikov, N.: Mind the gap: towards secure 1st-order masking in software. In: Guilley, S. (ed.) COSADE 2017. LNCS, vol. 10348, pp. 282\u2013297. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-64647-3_17"},{"key":"20_CR27","doi-asserted-by":"publisher","unstructured":"Roy, A., Schaumont, P.: Microplumber: Finding hidden sources of power-based SCL in microcontrollers. In: 2024 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 762\u2013765. IEEE, Knoxville (2024). https:\/\/doi.org\/10.1109\/ISVLSI61997.2024.00148. https:\/\/ieeexplore.ieee.org\/document\/10682629\/","DOI":"10.1109\/ISVLSI61997.2024.00148"},{"key":"20_CR28","doi-asserted-by":"publisher","unstructured":"Shelton, M.A., Chmielewski, \u0141., Samwel, N., Wagner, M., Batina, L., Yarom, Y.: Rosita++: automatic higher-order leakage elimination from cryptographic code. In: Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security, pp. 685\u2013699. ACM, Virtual Event Republic of Korea (2021). https:\/\/doi.org\/10.1145\/3460120.3485380","DOI":"10.1145\/3460120.3485380"},{"key":"20_CR29","doi-asserted-by":"publisher","unstructured":"Shelton, M.A., Samwel, N., Batina, L., Regazzoni, F., Wagner, M., Yarom, Y.: Rosita: towards automatic elimination of power-analysis leakage in ciphers. In: Proceedings 2021 Network and Distributed System Security Symposium. Internet Society, Virtual (2021). https:\/\/doi.org\/10.14722\/ndss.2021.23137","DOI":"10.14722\/ndss.2021.23137"},{"key":"20_CR30","doi-asserted-by":"crossref","unstructured":"\u0160ija\u010di\u0107, D., Balasch, J., Yang, B., Ghosh, S., Verbauwhede, I.: Towards efficient and automated side channel evaluations at design time. J. Cryptogr. Eng. 10(4), 305\u2013319 (2020)","DOI":"10.1007\/s13389-020-00233-8"},{"key":"20_CR31","doi-asserted-by":"publisher","unstructured":"Slpsk, P., Vairam, P.K., Rebeiro, C., Kamakoti, V.: Karna: a gate-sizing based security aware EDA flow for improved power side-channel attack protection. In: 2019 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.\u00a01\u20138 (2019). https:\/\/doi.org\/10.1109\/ICCAD45719.2019.8942173","DOI":"10.1109\/ICCAD45719.2019.8942173"},{"key":"20_CR32","unstructured":"Snyder, W.: Verilator (2023). https:\/\/veripool.org\/verilator\/"},{"key":"20_CR33","doi-asserted-by":"publisher","unstructured":"Talaki, E.B., Savry, O., Bouvier Des\u00a0Noes, M., Hely, D.: A memory hierarchy protected against side-channel attacks. Cryptography 6(2), 19 (2022). https:\/\/doi.org\/10.3390\/cryptography6020019. https:\/\/www.mdpi.com\/2410-387X\/6\/2\/19","DOI":"10.3390\/cryptography6020019"},{"key":"20_CR34","doi-asserted-by":"crossref","unstructured":"Veshchikov, N.: SILK: High level of abstraction leakage simulator for side channel analysis. In: 4th Program Protection and Reverse Engineering Workshop, pp. 1\u201311. New Orleans, Louisiana, USA (2014)","DOI":"10.1145\/2689702.2689706"},{"key":"20_CR35","unstructured":"Waterman, A., Asanovi\u0107, K., Hauser, J.: The RISC-V instruction set manual: volume I, version 20240411 (2024). https:\/\/github.com\/riscv\/riscv-isa-manual\/releases\/tag\/20240411"},{"key":"20_CR36","doi-asserted-by":"publisher","unstructured":"Zeitschner, J., M\u00fcller, N., Moradi, A.: PROLEAD_SW: probing-based software leakage detection for ARM binaries. IACR Trans. Cryptographic Hardware Embedded Syst. 391\u2013421 (2023). https:\/\/doi.org\/10.46586\/tches.v2023.i3.391-421. https:\/\/tches.iacr.org\/index.php\/TCHES\/article\/view\/10968","DOI":"10.46586\/tches.v2023.i3.391-421"}],"container-title":["Lecture Notes in Computer Science","Constructive Approaches for Security Analysis and Design of Embedded Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-01405-4_20","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,20]],"date-time":"2025-10-20T10:25:04Z","timestamp":1760955904000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-01405-4_20"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,15]]},"ISBN":["9783032014047","9783032014054"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-01405-4_20","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,15]]},"assertion":[{"value":"15 October 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CASCADE","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Constructive Approaches for Security Analysis and Design of Embedded Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Saint-Etienne","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"France","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"4 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cascade2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/cascade-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}