{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T21:27:15Z","timestamp":1757626035969,"version":"3.44.0"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer Nature Switzerland","isbn-type":[{"type":"print","value":"9783032024053"},{"type":"electronic","value":"9783032024060"}],"license":[{"start":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:00:00Z","timestamp":1755993600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,8,24]],"date-time":"2025-08-24T00:00:00Z","timestamp":1755993600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-02406-0_25","type":"book-chapter","created":{"date-parts":[[2025,8,23]],"date-time":"2025-08-23T09:26:25Z","timestamp":1755941185000},"page":"351-366","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Complexity of Area and Performance Estimates of Finite State Machines"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-9174-8588","authenticated-orcid":false,"given":"Valery","family":"Salauyou","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,8,24]]},"reference":[{"key":"25_CR1","doi-asserted-by":"publisher","first-page":"42369","DOI":"10.1109\/ACCESS.2024.3376472","volume":"12","author":"A Barkalov","year":"2024","unstructured":"Barkalov, A., Titarenko, L., Mielcarek, K., Mazurkiewicz, M.: Hardware reduction for FSMs with extended state codes. IEEE Access 12, 42369\u201342384 (2024)","journal-title":"IEEE Access"},{"key":"25_CR2","doi-asserted-by":"crossref","unstructured":"Salauyou, V., Borecki, D., Grzes, T.: The synthesis method of high-performance finite state machines in FPGA. In Proceedings of the International Conference on Computer Information Systems and Industrial Management (CISIM), pp. 97\u2013107. Springer, Cham, Bialystok, Poland (2020)","DOI":"10.1007\/978-3-030-47679-3_9"},{"key":"25_CR3","doi-asserted-by":"crossref","unstructured":"Grzes, T.N., Solov\u2019ev, V.V.: Minimization of power consumption of finite state machines by splitting their internal states. J. Comput. Syst. Sci. Int. 54, 367\u2013374 (2015)","DOI":"10.1134\/S1064230715030090"},{"key":"25_CR4","doi-asserted-by":"crossref","unstructured":"Anderson, J.H., Najm, F.N.: Power estimate techniques for FPGAs. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12(10), 1015\u20131027 (2004)","DOI":"10.1109\/TVLSI.2004.831478"},{"key":"25_CR5","doi-asserted-by":"crossref","unstructured":"Goeders, J.B., Wilton, S.J.: VersaPower: power estimate for diverse FPGA architectures. In Proceedings of the International Conference on Field-Programmable Technology, pp. 229\u2013234. IEEE, Seoul, South Korea (2012)","DOI":"10.1109\/FPT.2012.6412139"},{"issue":"24","key":"25_CR6","doi-asserted-by":"publisher","first-page":"11833","DOI":"10.3390\/app142411833","volume":"14","author":"V Salauyou","year":"2024","unstructured":"Salauyou, V.: Area and performance estimates of finite state machines in reconfigurable systems. Appl. Sci. 14(24), 11833 (2024)","journal-title":"Appl. Sci."},{"issue":"13","key":"25_CR7","first-page":"1","volume":"14","author":"V Salauyou","year":"2024","unstructured":"Salauyou, V., Bu\u0142atow, W.: Optimized sequential state encoding methods for finite-state machines in field-programmable gate array implementations. Appl. Sci.-Basel 14(13), 1\u201319 (2024)","journal-title":"Appl. Sci.-Basel"},{"issue":"3","key":"25_CR8","doi-asserted-by":"publisher","first-page":"189","DOI":"10.1134\/S1063739713030062","volume":"42","author":"VV Solovev","year":"2013","unstructured":"Solovev, V.V., Grzes, T.N.: An iteration algorithm of coding internal states of finite-state machines for minimizing the power consumption. Russ. Microlectron. 42(3), 189\u2013195 (2013)","journal-title":"Russ. Microlectron."},{"issue":"6","key":"25_CR9","doi-asserted-by":"publisher","first-page":"1062","DOI":"10.1109\/TCAD.1987.1270347","volume":"6","author":"RK Brayton","year":"1987","unstructured":"Brayton, R.K., Rudell, R., Sangiovanni-Vincentelli, A., Wang, A.R.: MIS: a multiple-level logic optimization system. IEEE Trans. Comput. Aided Des. Integr. Circ. Syst. 6(6), 1062\u20131081 (1987)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circ. Syst."},{"key":"25_CR10","doi-asserted-by":"crossref","unstructured":"Legl, C., Wurth, B., Eckl, K.: A Boolean approach to performance-directed technology mapping for LUT-based FPGA designs. In Proceedings of the 33rd Annual Design Automation Conference (DAC), pp. 730\u2013733. IEEE, Las Vegas, USA (1996)","DOI":"10.1109\/DAC.1996.545669"},{"key":"25_CR11","doi-asserted-by":"crossref","unstructured":"Huang, J.D., Jou, J.Y., Shen, W.Z.: ALTO: an iterative area\/performance tradeoff algorithm for LUT-based FPGA technology mapping. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 8(4), 392\u2013400 (2000)","DOI":"10.1109\/92.863618"},{"key":"25_CR12","doi-asserted-by":"crossref","unstructured":"Yamashita, S., Sawada, H., Nagoya, A.: An efficient framework of using various decomposition methods to synthesize LUT networks and its evaluation. In Proceedings of the Asia and South Pacific Design Automation Conference, pp. 253\u2013258. IEEE, Yokohama, Japan (2000)","DOI":"10.1145\/368434.368624"},{"key":"25_CR13","doi-asserted-by":"crossref","unstructured":"Calvino, A.T., De Micheli, G., Mishchenko, A., Brayton, R.: Enhancing delay-driven LUT mapping with Boolean decomposition. IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. (2024). (in press)","DOI":"10.1109\/TCAD.2024.3457378"},{"key":"25_CR14","doi-asserted-by":"crossref","unstructured":"Deniziak, S., Wisniewski, M.: A symbolic RTL synthesis for LUT-based FPGAs. In Proceedings of the 12th International Symposium on Design and Diagnostics of Electronic Circuits & Systems, pp. 102\u2013107. IEEE, Liberec, Czech Republic (2009)","DOI":"10.1109\/DDECS.2009.5012107"},{"key":"25_CR15","doi-asserted-by":"crossref","unstructured":"Klimowicz, A.: Balanced Power, Performance and Area Transformation Procedure for Finite State Machines. In Proceedings of the IEEE International Conference on Systems, Man, and Cybernetics (SMC), pp. 2313\u20132318. IEEE, Prague, Czech Republic (2022)","DOI":"10.1109\/SMC53654.2022.9945212"},{"key":"25_CR16","doi-asserted-by":"crossref","unstructured":"Burgun, L., Dictus, N., Lopes, E. P., Sarwary, C.: A unified approach for FSM synthesis on FPGA architectures. In Proceedings of the Twentieth Euromicro Conference. System Architecture and Integration, pp. 660\u2013668. IEEE, Liverpool, UK (1994)","DOI":"10.1109\/EURMIC.1994.390345"},{"key":"25_CR17","doi-asserted-by":"publisher","first-page":"16123","DOI":"10.1109\/ACCESS.2019.2895206","volume":"7","author":"M Kubica","year":"2019","unstructured":"Kubica, M., Kania, D., Kulisz, J.: A technology mapping of FSMs based on a graph of excitations and outputs. IEEE Access 7, 16123\u201316131 (2019)","journal-title":"IEEE Access"},{"key":"25_CR18","doi-asserted-by":"crossref","unstructured":"Hamed, B.A., Salem, A., Aly, G.M.: Area estimate of LUT based designs. In: Proceedings of the International Conference on Electrical, Electronic and Computer Engineering, pp. 39\u201342. IEEE, Cairo, Egypt (2004)","DOI":"10.1109\/ICEEC.2004.1374375"},{"key":"25_CR19","doi-asserted-by":"crossref","unstructured":"Atasu, K., Todman, T., Mencer, O., Luk, W.: Optimal implementation of combinational logic on look-up tables. In Proceedings of the Ph. D. Research in Microelectronics and Electronics, pp. 153\u2013156. IEEE, Istanbul, Turkey (2008)","DOI":"10.1109\/RME.2008.4595748"},{"issue":"1","key":"25_CR20","doi-asserted-by":"publisher","first-page":"89","DOI":"10.1109\/TC.2016.2574314","volume":"66","author":"SF Hsiao","year":"2016","unstructured":"Hsiao, S.F., Wen, C.S., Chen, Y.H., Huang, K.C.: Hierarchical multipartite function evaluation. IEEE Trans. Comput. 66(1), 89\u201399 (2016)","journal-title":"IEEE Trans. Comput."},{"key":"25_CR21","unstructured":"Yang S.: Logic Synthesis and Optimization Benchmarks user Guide. Version 3.0; Microelectronics Center of North Carolina (MCNC): Research Triangle Park, NC, USA (1991)"}],"container-title":["Lecture Notes in Computer Science","Computer Information Systems and Industrial Management"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-02406-0_25","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,9,9]],"date-time":"2025-09-09T20:18:55Z","timestamp":1757449135000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-02406-0_25"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,8,24]]},"ISBN":["9783032024053","9783032024060"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-02406-0_25","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2025,8,24]]},"assertion":[{"value":"24 August 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"CISIM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Computer Information Systems and Industrial Management","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Fukuoka","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Japan","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 September 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 September 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"cisim2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/pb.edu.pl\/cisim\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}