{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,3]],"date-time":"2026-04-03T15:43:23Z","timestamp":1775231003647,"version":"3.50.1"},"publisher-location":"Cham","reference-count":21,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032032805","type":"print"},{"value":"9783032032812","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-03281-2_13","type":"book-chapter","created":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:49Z","timestamp":1761109069000},"page":"189-202","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":3,"title":["Wildcat: Educational RISC-V Microprocessors"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0003-2366-382X","authenticated-orcid":false,"given":"Martin","family":"Schoeberl","sequence":"first","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,10,23]]},"reference":[{"key":"13_CR1","unstructured":"Asanovic, K., et al.: The rocket chip generator. Technical report UCB\/EECS-2016-17, EECS Department, University of California, Berkeley (2016)"},{"key":"13_CR2","doi-asserted-by":"crossref","unstructured":"Bachrach, J., et al.: Chisel: constructing hardware in a scala embedded language. In: The 49th Annual Design Automation Conference (DAC 2012), pp. 1216\u20131225. ACM, San Francisco (2012)","DOI":"10.1145\/2228360.2228584"},{"key":"13_CR3","unstructured":"Cook, H., Terpstra, W., Lee, Y.: Diplomatic design patterns: a TileLink case study. In: 1st Workshop on Computer Architecture Research with RISC-V, vol.\u00a023 (2017)"},{"key":"13_CR4","doi-asserted-by":"publisher","unstructured":"Davide\u00a0Schiavone, P., et al.: Slow and steady wins the race? a comparison of ultra-low-power risc-v cores for internet-of-things applications. In: 2017 27th International Symposium on Power and Timing Modeling, Optimization and Simulation (PATMOS), pp.\u00a01\u20138. https:\/\/doi.org\/10.1109\/PATMOS.2017.8106976","DOI":"10.1109\/PATMOS.2017.8106976"},{"key":"13_CR5","doi-asserted-by":"crossref","unstructured":"D\u00f6rflinger, A., et al.: A comparative survey of open-source application-class risc-v processor implementations. In: Proceedings of the 18th ACM International Conference on Computing Frontiers (2021)","DOI":"10.1145\/3457388.3458657"},{"key":"13_CR6","doi-asserted-by":"publisher","unstructured":"Gautschi, M., et al.: Near-threshold risc-v core with DSP extensions for scalable IoT endpoint devices. IEEE Trans. Very Large Scale Integr. (VLSI) Systems 25(10), 2700\u20132713 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2654506","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"13_CR7","doi-asserted-by":"crossref","unstructured":"Giorgi, R., Mariotti, G.: Webrisc-v: a web-based education-oriented risc-v pipeline simulation environment. In: ACM Workshop on Computer Architecture Education (WCAE-19) (2019)","DOI":"10.1145\/3338698.3338894"},{"key":"13_CR8","doi-asserted-by":"crossref","unstructured":"Gruin, A., Carle, T., Rochange, C., Cass\u00e9, H.: Speculative execution and timing predictability in an open source risc-v core. In: IEEE Real-Time Systems Symposium (RTSS) (2021)","DOI":"10.1109\/RTSS52674.2021.00043"},{"key":"13_CR9","doi-asserted-by":"crossref","unstructured":"Harris, S., Harris, D.: Digital Design and Computer Architecture. Elsevier Science, RISC-V Edition (2021)","DOI":"10.1109\/WCAE53984.2021.9707613"},{"key":"13_CR10","unstructured":"Hennessy, J., Patterson, D.: Computer Architecture: A Quantitative Approach, 4th ed. Morgan Kaufmann Publishers (2006)"},{"key":"13_CR11","doi-asserted-by":"publisher","unstructured":"Hennessy, J.L., Jouppi, N.P., Baskett, F., Gill, J., Towle, R.: Mips: a microprocessor architecture, pp. 17\u201322 (1982). https:\/\/doi.org\/10.1145\/1014194.800930","DOI":"10.1145\/1014194.800930"},{"key":"13_CR12","unstructured":"Patterson, D.A., Ditzel, D.R.: The case for the reduced instruction set computer"},{"key":"13_CR13","unstructured":"Patterson, D.A., Sequin, C.H.: RISC I: a reduced instruction set VLSI computer. In: Proceedings of the 8th annual symposium on Computer Architecture, ISCA 1981, pp. 443\u2013457. IEEE Computer Society Press, Los Alamitos (1981)"},{"key":"13_CR14","doi-asserted-by":"crossref","unstructured":"Petersen, M.B.: Ripes: a visual computer architecture simulator. In: 2021 ACM\/IEEE Workshop on Computer Architecture Education (WCAE) (2021)","DOI":"10.1109\/WCAE53984.2021.9707149"},{"issue":"1-2","key":"13_CR15","doi-asserted-by":"publisher","first-page":"265","DOI":"10.1016\/j.sysarc.2007.06.001","volume":"54","author":"M Schoeberl","year":"2008","unstructured":"Schoeberl, M.: A Java processor architecture for embedded real-time systems. J. Syst. Architect. 54(1\u20132), 265\u2013286 (2008). https:\/\/doi.org\/10.1016\/j.sysarc.2007.06.001","journal-title":"J. Syst. Architect."},{"key":"13_CR16","unstructured":"Schoeberl, M.: Digital Design with Chisel. Kindle Direct Publishing (2019). https:\/\/github.com\/schoeberl\/chisel-book"},{"key":"13_CR17","unstructured":"Schoeberl, M.: The educational risc-v microprocessor wildcat. In: Proceedings of the Sixth Workshop on Open-Source EDA Technology (WOSET) (2024)"},{"issue":"2","key":"13_CR18","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1007\/s11241-018-9300-4","volume":"54","author":"M Schoeberl","year":"2018","unstructured":"Schoeberl, M., Puffitsch, W., Hepp, S., Huber, B., Prokesch, D.: Patmos: a time-predictable microprocessor. Real-Time Syst. 54(2), 389\u2013423 (2018). https:\/\/doi.org\/10.1007\/s11241-018-9300-4","journal-title":"Real-Time Syst."},{"key":"13_CR19","unstructured":"Schoeberl, M., Silva, C., Rocha, A.: T-CREST: a time-predictable multi-core platform for aerospace applications. In: Proceedings of Data Systems In Aerospace (DASIA 2014). Warsaw, Poland (2014)"},{"issue":"2","key":"13_CR20","doi-asserted-by":"publisher","first-page":"20","DOI":"10.1109\/MSSC.2024.3381097","volume":"16","author":"M Venn","year":"2024","unstructured":"Venn, M.: Tiny tapeout: a shared silicon tape out platform accessible to everyone. IEEE Solid-State Circ. Mag. 16(2), 20\u201329 (2024). https:\/\/doi.org\/10.1109\/MSSC.2024.3381097","journal-title":"IEEE Solid-State Circ. Mag."},{"key":"13_CR21","unstructured":"Waterman, A.: Design of the RISC-V Instruction Set Architecture. Ph.D. thesis, EECS Department, University of California, Berkeley (2016)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-03281-2_13","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:59Z","timestamp":1761109079000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-03281-2_13"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,23]]},"ISBN":["9783032032805","9783032032812"],"references-count":21,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-03281-2_13","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,23]]},"assertion":[{"value":"23 October 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Kiel","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}