{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T22:32:10Z","timestamp":1761172330543,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":37,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032032805","type":"print"},{"value":"9783032032812","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-03281-2_24","type":"book-chapter","created":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:06Z","timestamp":1761109026000},"page":"362-376","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Reduction of\u00a0Average-Performance Degradation and\u00a0Variance in\u00a0Faulty CPU Cache Memories"],"prefix":"10.1007","author":[{"given":"Michail","family":"Mavropoulos","sequence":"first","affiliation":[]},{"given":"Georgios","family":"Keramidas","sequence":"additional","affiliation":[]},{"given":"Dimitris","family":"Nikolos","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,10,23]]},"reference":[{"key":"24_CR1","doi-asserted-by":"crossref","unstructured":"Abella, J., Carretero, J., Chaparro, P., Vera, X., Gonzalez, A.: Low vccmin fault-tolerant cache with highly predictable performance. In: Proceedings of International Symposium on Microarchitecture (2009)","DOI":"10.1145\/1669112.1669128"},{"key":"24_CR2","doi-asserted-by":"crossref","unstructured":"Alameldeen, A.R., Wagner, I., Chishti, Z., Wu, W., Wilkerson, C., Lu, S.-L.: Energy-efficient cache design using variable-strength error-correcting codes. In: ISCA 2011 (2011)","DOI":"10.1145\/2000064.2000118"},{"key":"24_CR3","doi-asserted-by":"crossref","unstructured":"Ansari, A., Gupta, S., et al.: Zerehcache: armoring cache architectures in high defect density technologies. In: Proceedings of International Symposium on Microarchitecture (2009)","DOI":"10.1145\/1669112.1669127"},{"key":"24_CR4","doi-asserted-by":"crossref","unstructured":"Ansari, A., Gupta, S., Feng, S., Mahlke, S.: Maximizing spare utilization by virtually reorganizing faulty cache lines. IEEE Trans. Comput. (2010)","DOI":"10.1109\/TC.2010.204"},{"key":"24_CR5","doi-asserted-by":"crossref","unstructured":"Binkert, N., et al.: The gem5 simulator. ACM SIGARCH Comput. Archit. News (2011)","DOI":"10.1145\/2024716.2024718"},{"key":"24_CR6","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Design Perspectives on 22 nm CMOS and beyond. In: Proceedings of Design Automation Conference (2009)","DOI":"10.1145\/1629911.1629940"},{"key":"24_CR7","doi-asserted-by":"crossref","unstructured":"Borkar, S., Karnik, T., Narendra, S., Tschanz, J., Keshavarzi, A., De, V.: Parameter variations and impact on circuits and microarchitecture. In: Proceedings of Design Automation Conference (2003)","DOI":"10.1145\/775919.775920"},{"key":"24_CR8","doi-asserted-by":"crossref","unstructured":"Bowman, K., et al.: Circuit techniques for dynamic variation tolerance. In: Proceedings of Design Automation Conference (2009)","DOI":"10.1145\/1629911.1629915"},{"key":"24_CR9","doi-asserted-by":"crossref","unstructured":"Chang, L., et al.: A 5.3 GHz 8T-SRAM with operation down to 0.41V in 65 nm CMOS. In: Proceedings of Symposium on VLSI Circuits (2007)","DOI":"10.1109\/VLSIC.2007.4342739"},{"key":"24_CR10","doi-asserted-by":"crossref","unstructured":"Chang, I.J., Kim, J.J., Park, S.P., Roy, K.: A32kb 10T subthreshold SRAM array with bit-interleaving and differential read scheme in 90 nm CMOS. ISSCC Dig. Tech. Papers (2008)","DOI":"10.1109\/ISSCC.2008.4523220"},{"key":"24_CR11","unstructured":"Chen, Q., Mahmoodi, H., Bhunia, S., Roy, K.: Modeling and testing of SRAM for new failure mechanisms due to process variations in nanoscale CMOS. In: Proceedings of VLSI Test Symposium (2005)"},{"key":"24_CR12","doi-asserted-by":"crossref","unstructured":"Chishti, Z., Alameldeen, A.R., Wilkerson, C., Wu, W., Lu, S.L.: Cache lifetime reliability at ultra-low voltages. In: Proceedings of International Symposium on Microarchitecture (2009)","DOI":"10.1145\/1669112.1669126"},{"key":"24_CR13","doi-asserted-by":"crossref","unstructured":"Choi, Y.G., Yoo, S., Lee, S., Ahn, J.H., Lee, K.: MAEPER: matching access and error patterns with error-free resource for low Vcc L1 cache. Trans. Very Large Scale Integration Syst. (2013)","DOI":"10.1109\/TVLSI.2012.2202931"},{"key":"24_CR14","doi-asserted-by":"crossref","unstructured":"Choudhury, A., Sikdar, B.K.: CIFR: a complete in-place fault remapping strategy for CMP cache using dynamic reuse distance. In: Proceedings of International Symposium on Embedded Computing and System Design (2017)","DOI":"10.1109\/ISED.2017.8303922"},{"key":"24_CR15","doi-asserted-by":"crossref","unstructured":"Choudhury, A., Mondal, B., Sikdar, B.K.: ReMiT: redundancy migration for latency aware faulty tolerant cache design in multicore. In: Proceedings of International Symposium on Embedded Computing and System Design (2018)","DOI":"10.1109\/ISED.2018.8704108"},{"key":"24_CR16","doi-asserted-by":"crossref","unstructured":"Filippou, F., Keramidas, G., Mavropoulos, M., Nikolos, D.: A novel fault tolerant cache architecture based on orthogonal Latin squares theory. In: International Conference on Design, Automation, and Test in Europe (2018)","DOI":"10.23919\/DATE.2018.8342236"},{"key":"24_CR17","doi-asserted-by":"crossref","unstructured":"Ganapathy, S., Kalamatianos, J., Kasprak, K., Raasch, S.: On characterizing near-threshold SRAM failures in FinFET technology. In: Proceedings of Design Automation Conference (2017)","DOI":"10.1145\/3061639.3062292"},{"key":"24_CR18","unstructured":"Gustafsson, J., Betts, A., Ermedahl, A., Lispe, B.: The M\u00e4lardalen WCET benchmarks: past, present and future. In: Workshop on Worst-Case Execution Time Analysis (2010)"},{"key":"24_CR19","doi-asserted-by":"crossref","unstructured":"Kulkarni, J.P., Roy, K.: Ultralow-voltage process-variation-tolerant Schmitt-trigger-based SRAM design. IEEE Trans. Very Large Scale Integr. Syst. (2012)","DOI":"10.1109\/TVLSI.2010.2100834"},{"key":"24_CR20","doi-asserted-by":"crossref","unstructured":"Kumar, A., Pundir, S., Sharma, O.P.: Fault tolerant reconfigurable hardware design using BIST on SRAM: a review. In: International Conference on Intelligent Computing and Control (2017)","DOI":"10.1109\/I2C2.2017.8321907"},{"key":"24_CR21","doi-asserted-by":"crossref","unstructured":"Lee, H., Cho, S., Childers, B.R.: DEFCAM: a design and evaluation framework for defect-tolerant cache memories. Trans. Archit. Code Optim. (2011)","DOI":"10.1145\/2019608.2019616"},{"key":"24_CR22","doi-asserted-by":"crossref","unstructured":"Mahmood, T., Kim, S.: Realizing near-true voltage scaling in variation sensitive l1 caches via fault buffers. In: Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems (2011)","DOI":"10.1145\/2038698.2038714"},{"key":"24_CR23","doi-asserted-by":"crossref","unstructured":"Mavropoulos, M., Keramidas, G., Nikolos, D.: Improving the performance predictability of faulty data caches. In: International European Dependable Computing Conference (2024)","DOI":"10.1109\/EDCC61798.2024.00034"},{"key":"24_CR24","doi-asserted-by":"crossref","unstructured":"Mavropoulos, M., Keramidas, G., Nikolos, D.: Enabling efficient sub-block disabled caches using coarse grain spatial predictions. Microprocess. Microsyst. (2022)","DOI":"10.1016\/j.micpro.2022.104479"},{"key":"24_CR25","doi-asserted-by":"crossref","unstructured":"Mavropoulos, M., Keramidas, G., Adamopoulos, G., Nikolos, D.: Reconfigurable self adaptive fault tolerant cache memory for DVS enabled systems. In: International Symposium of Great Lakes on VLSI (2015)","DOI":"10.1145\/2742060.2742091"},{"key":"24_CR26","doi-asserted-by":"crossref","unstructured":"Mavropoulos, M., Keramidas, G., Nikolos, D.: A defect-aware reconfigurable cache architecture for low-vccmin DVFS-enabled systems. In: International Conference in Design, Automation, and Test in Europe (2015)","DOI":"10.7873\/DATE.2015.1068"},{"key":"24_CR27","unstructured":"McNairy, C., Mayfield, J.: Montecito error protection and mitigation. In: HPCRI 2005: 1st Workshop on High Performance Computing Reliability Issues. in conjunction with HPCA 2005 (2005)"},{"key":"24_CR28","unstructured":"Mofrad, A.B., Homayoun, H., Dutt, N.: FFT-cache: a flexible fault tolerant cache architecture for ultra low voltage operation. In: Proceedings of International Conference on Compilers, Architectures and Synthesis for Embedded Systems (2011)"},{"key":"24_CR29","doi-asserted-by":"crossref","unstructured":"Nassif, S.R., Mehta, N., Cao, Y.: A resilience roadmap. In: Proceedings of Design, Automation & Test in Europe Conference & Exhibition (2010)","DOI":"10.1109\/DATE.2010.5456958"},{"key":"24_CR30","doi-asserted-by":"crossref","unstructured":"Nikolaou, P., Sazeides, Y., Michael, M.K.: INTERPLAY: an intelligent model for predicting performance degradation due to multi-cache way-disabling. In: International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (2022)","DOI":"10.1109\/DFT56152.2022.9962363"},{"key":"24_CR31","unstructured":"Semiconductor International Association. International Technology Roadmap for Semiconductors (2005 Edition). http:\/\/public.itrs.net edition"},{"key":"24_CR32","unstructured":"Shirvani, P.P., McCluskey, E.J.: PADded cache: new fault tolerance technique for cache memories. In: International VLSI Test Symposium (1999)"},{"key":"24_CR33","doi-asserted-by":"crossref","unstructured":"Sohi, G.S.: Cache memory organization to enhance the yield of high-performance VLSI processors. Trans. Comput. (1989)","DOI":"10.1007\/978-1-4615-6799-8_19"},{"key":"24_CR34","unstructured":"Thoziyoor, S., Muralimanohar, N., Jouppi, N.P.: CACTI 5.0, Advanced Architecture Laboratory, HP Laboratories, HPL-2007-167, 19 October 2007"},{"key":"24_CR35","unstructured":"Vergos, H.T., Nikolos, D.: Performance recovery in direct mapped faulty caches via the use of a very small fully associative spare cache. In: Proceedings of Computer Performance and Dependability Symposium (1995)"},{"key":"24_CR36","doi-asserted-by":"crossref","unstructured":"Wilkerson, C., Alameldeen, A.R., Chishti, Z., Wu, W., Somasekhar, D., Lu, S.L.: Reducing cache power with low-cost, multi-bit error-correcting codes. In: ISCA 2010 (2010)","DOI":"10.1145\/1815961.1815973"},{"key":"24_CR37","doi-asserted-by":"crossref","unstructured":"Wilkerson, C., Gao, H., Alameldeen, A., Chishti, Z., Khellah, M., Lu, S.-L.: Trading off cache capacity for reliability to enable low voltage operation. In: 35th International Symposium on Computer Architecture, ISCA 2008 (2008)","DOI":"10.1109\/ISCA.2008.22"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-03281-2_24","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:17Z","timestamp":1761109037000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-03281-2_24"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,23]]},"ISBN":["9783032032805","9783032032812"],"references-count":37,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-03281-2_24","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,23]]},"assertion":[{"value":"23 October 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Kiel","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}