{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T22:33:26Z","timestamp":1761172406543,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032032805","type":"print"},{"value":"9783032032812","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-03281-2_3","type":"book-chapter","created":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:44Z","timestamp":1761109064000},"page":"34-47","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Ternary Signed Digit Addition on\u00a0Field Programmable Gate Arrays"],"prefix":"10.1007","author":[{"given":"Thomas","family":"Schl\u00f6gl","sequence":"first","affiliation":[]},{"given":"Dietmar","family":"Fey","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,10,23]]},"reference":[{"key":"3_CR1","unstructured":"Mor\u00e1n, J., Rios, I., Meneses, J.: Signed digit arithmetic on FPGAs. In: Selected Papers from the Oxford 1993 International Workshop on Field Programmable Logic and Applications on More FPGAs, pp. 250\u2013261. Abingdon EE &CS Books, Oxford (1994)"},{"key":"3_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"311","DOI":"10.1007\/3-540-60294-1_125","volume-title":"Field-Programmable Logic and Applications","author":"LE Turner","year":"1995","unstructured":"Turner, L.E., Graumann, P.J.W., Gibb, S.G.: Bit-serial FIR filters with CSD coefficients for FPGAs. In: Moore, W., Luk, W. (eds.) FPL 1995. LNCS, vol. 975, pp. 311\u2013320. Springer, Heidelberg (1995). https:\/\/doi.org\/10.1007\/3-540-60294-1_125"},{"key":"3_CR3","doi-asserted-by":"publisher","unstructured":"Schneider, K., Willenbucher, A.: A new algorithm for carry-free addition of binary signed-digit numbers. In: 2014 IEEE 22nd Annual International Symposium on Field-Programmable Custom Computing Machines, pp. 44\u201351. IEEE, Boston (2014). https:\/\/doi.org\/10.1109\/FCCM.2014.24.","DOI":"10.1109\/FCCM.2014.24."},{"issue":"3","key":"3_CR4","doi-asserted-by":"publisher","first-page":"389","DOI":"10.1109\/TEC.1961.5219227","volume":"10","author":"A Avizienis","year":"1961","unstructured":"Avizienis, A.: Signed-digit number representations for fast parallel arithmetic. IRE Trans. Electron. Comput. EC 10(3), 389\u2013400 (1961). https:\/\/doi.org\/10.1109\/TEC.1961.5219227","journal-title":"IRE Trans. Electron. Comput. EC"},{"key":"3_CR5","doi-asserted-by":"publisher","unstructured":"Cardarilli, G.C., Pontarelli, S., Re, M., Salsano, A.: On the use of signed digit arithmetic for the new 6-inputs LUT based FPGAs. In: 2008 15th IEEE International Conference on Electronics, Circuits and Systems, pp. 602\u2013605. IEEE, Saint Julian\u2019s (2008). https:\/\/doi.org\/10.1109\/ICECS.2008.4674925","DOI":"10.1109\/ICECS.2008.4674925"},{"issue":"09","key":"3_CR6","doi-asserted-by":"publisher","first-page":"2050136","DOI":"10.1142\/S0218126620501364","volume":"29","author":"Y Tanaka","year":"2020","unstructured":"Tanaka, Y., Suzuki, Y., Wei, S.: Novel binary signed-digit addition algorithm for FPGA implementation. J. Circ. Syst. Comput. 29(09), 2050136 (2020). https:\/\/doi.org\/10.1142\/S0218126620501364","journal-title":"J. Circ. Syst. Comput."},{"key":"3_CR7","doi-asserted-by":"publisher","unstructured":"IEEE aerospace and electronic systems society. IEEE Trans. Aeros. Electron. Syst. AES 11(5), c2-980a (1975). https:\/\/doi.org\/10.1109\/TAES.1975.307978.","DOI":"10.1109\/TAES.1975.307978."},{"key":"3_CR8","doi-asserted-by":"publisher","unstructured":"Nigam, S.: Hardware implementation of cascaded integrator-comb filter using canonical signed-digit number system. In: Reddy, K.A., et al. (eds.) Proceedings of Fourth International Conference on Computer and Communication Technologies. Lecture Notes in Networks and Systems, vol. 606. Springer, Singapore. https:\/\/doi.org\/10.1007\/978-981-19-8563-8_10","DOI":"10.1007\/978-981-19-8563-8_10"},{"issue":"1","key":"3_CR9","doi-asserted-by":"publisher","first-page":"27","DOI":"10.3390\/electronics11010027","volume":"11","author":"R Senhadji-Navarro","year":"2021","unstructured":"Senhadji-Navarro, R., Garcia-Vargas, I.: Mapping arbitrary logic functions onto carry chains in FPGAs. Electronics 11(1), 27 (2021). https:\/\/doi.org\/10.3390\/electronics11010027","journal-title":"Electronics"},{"issue":"2","key":"3_CR10","doi-asserted-by":"publisher","first-page":"211","DOI":"10.1109\/TCAD.2021.3056337","volume":"41","author":"S Ullah","year":"2022","unstructured":"Ullah, S., Rehman, S., Shafique, M., Kumar, A.: High-performance accurate and approximate multipliers for FPGA-based hardware accelerators. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(2), 211\u2013224 (2022). https:\/\/doi.org\/10.1109\/TCAD.2021.3056337","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"3_CR11","unstructured":"Ercegovac, M.D., Lang, T.: Digital Arithmetic. Section 2.12, pp. 97\u2013112. Morgan Kaufmann Publishers (2004). ISBN: 1-55860-798-6"},{"key":"3_CR12","first-page":"529","volume":"A247","author":"G Eason","year":"1955","unstructured":"Eason, G., Noble, B., Sneddon, I.N.: On certain integrals of Lipschitz-Hankel type involving products of Bessel functions. Phil. Trans. Roy. Soc. London A247, 529\u2013551 (1955)","journal-title":"Phil. Trans. Roy. Soc. London"},{"key":"3_CR13","unstructured":"Xilinx. UltraScale Architecture Configurable Logic Block - User Guide. UG574 (v1.5) (2017)"},{"key":"3_CR14","unstructured":"Xilinx. UltraScale Architecture Libraries Guide. UG974 v2020.2 (2020)"},{"key":"3_CR15","unstructured":"Xilinx. Versal ACAP Configurable Logic Block - Architecture Manual. AM005 (v1.0) (2020)"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-03281-2_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T05:02:49Z","timestamp":1761109369000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-03281-2_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,23]]},"ISBN":["9783032032805","9783032032812"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-03281-2_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,23]]},"assertion":[{"value":"23 October 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Kiel","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}