{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T22:32:22Z","timestamp":1761172342436,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":34,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032032805","type":"print"},{"value":"9783032032812","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,23]],"date-time":"2025-10-23T00:00:00Z","timestamp":1761177600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-03281-2_7","type":"book-chapter","created":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:38Z","timestamp":1761109058000},"page":"94-108","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Towards Complete Open-Source Environments: FPGA-Based GPU Overlay Controlled by\u00a0RISC-V"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-0891-235X","authenticated-orcid":false,"given":"Hector Gerardo","family":"Mu\u00f1oz-Hernandez","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-1810-3545","authenticated-orcid":false,"given":"Muhammad","family":"Ali","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6694-2821","authenticated-orcid":false,"given":"Keyvan","family":"Shahin","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0000-7316-8566","authenticated-orcid":false,"given":"Alireza","family":"Siyavashi","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2571-8441","authenticated-orcid":false,"given":"Diana","family":"G\u00f6hringer","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-9687-6247","authenticated-orcid":false,"given":"Marc","family":"Reichenbach","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-8975-0171","authenticated-orcid":false,"given":"Christian","family":"Herglotz","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-3785-7959","authenticated-orcid":false,"given":"Michael","family":"H\u00fcbner","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,10,23]]},"reference":[{"key":"7_CR1","doi-asserted-by":"publisher","unstructured":"Ahn, C., et al.: Comparative analysis of executing GPU applications on FPGA: HLS vs. soft GPU approaches. In: IPDPSW, pp. 634\u2013641 (2024). https:\/\/doi.org\/10.1109\/IPDPSW63119.2024.00123","DOI":"10.1109\/IPDPSW63119.2024.00123"},{"key":"7_CR2","doi-asserted-by":"publisher","unstructured":"Al Kadi, M., Huebner, M.: Integer computations with soft GPGPU on FPGAs. In: FPT, pp. 28\u201335. IEEE, Xi\u2019an (2016). https:\/\/doi.org\/10.1109\/FPT.2016.7929185","DOI":"10.1109\/FPT.2016.7929185"},{"key":"7_CR3","doi-asserted-by":"publisher","unstructured":"Al Kadi, M., Janssen, B., Huebner, M.: FGPU: an SIMT-architecture for FPGAs. In: ACM\/SIGDA, FPGA, pp. 254\u2013263 (2016). isbn: 9781450338561. https:\/\/doi.org\/10.1145\/2847263.2847273","DOI":"10.1145\/2847263.2847273"},{"key":"7_CR4","unstructured":"AMD\/Xilinx. Alveo U200 and U250 Data Sheet (DS962) (2023)"},{"key":"7_CR5","unstructured":"AMD\/Xilinx. Alveo U55C Data Sheet (DS978) (2023)"},{"key":"7_CR6","unstructured":"AMD\/Xilinx. ZC706 Evaluation Board for the Zynq-700 XC7Z046 SoC User Guide (UG954) (2019)"},{"key":"7_CR7","doi-asserted-by":"publisher","unstructured":"Andryc, K., Merchant, M., Tessier, R.: FlexGrip: a soft GPGPU for FPGAs. In: FPT (2013). https:\/\/doi.org\/10.1109\/FPT.2013.6718358","DOI":"10.1109\/FPT.2013.6718358"},{"key":"7_CR8","unstructured":"ARM. Cortex - A9 Technical Reference Manual. Revision: r1p0 (2008)"},{"key":"7_CR9","unstructured":"Asanovi\u0107, K., et al. The Rocket Chip Generator. Technical report. UCB\/EECS2016-17. EECS Department, Univ. of California, Berkeley (2016)"},{"key":"7_CR10","doi-asserted-by":"publisher","unstructured":"Balasubramanian, R., et al.: Enabling GPGPU low-level hardware explorations with MIAOW: an open-source RTL implementation of a GPGPU. ACM Trans. 12(2) (2015). https:\/\/doi.org\/10.1145\/2764908","DOI":"10.1145\/2764908"},{"key":"7_CR11","doi-asserted-by":"publisher","unstructured":"Braga, G., et al.: Evaluating softcore GPU in SRAM-based FPGA under radiation-induced effects. Microelectron. Reliabil. 114348 (2021). https:\/\/doi.org\/10.1016\/j.microrel.2021.114348","DOI":"10.1016\/j.microrel.2021.114348"},{"key":"7_CR12","doi-asserted-by":"publisher","unstructured":"Brandalero, M., et al.: AITIA: embedded AI techniques for industrial applications. In: FPL (2021). https:\/\/doi.org\/10.1109\/FPL53798.2021.00071","DOI":"10.1109\/FPL53798.2021.00071"},{"key":"7_CR13","unstructured":"CHIPS Alliance. FOSS FLows for FPGA (2023). Accessed 29 Oct 2024"},{"key":"7_CR14","doi-asserted-by":"crossref","unstructured":"Duarte, P., Tomas, P., Falcao, G.: SCRATCH: an end to-end application-aware so-GPGPU architecture and trimming tool. In: MICRO, pp. 165\u2013177 (2017). ISSN: 2379-3155","DOI":"10.1145\/3123939.3123953"},{"key":"7_CR15","doi-asserted-by":"publisher","unstructured":"Al-Dujaili, A., et al.: Guppy: a GPU-like soft-core processor. In: FPT, pp. 57\u201360 (2012). https:\/\/doi.org\/10.1109\/FPT.2012.6412112","DOI":"10.1109\/FPT.2012.6412112"},{"key":"7_CR16","doi-asserted-by":"publisher","unstructured":"Furano, G., et al.: Towards the use of artificial intelligence on the edge in space systems: challenges and opportunities. IEEE AESS 35(12), 44\u201356 (2020). https:\/\/doi.org\/10.1109\/MAES.2020.3008468","DOI":"10.1109\/MAES.2020.3008468"},{"key":"7_CR17","doi-asserted-by":"publisher","unstructured":"Gautschi, M., et al.: Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices. IEEE Trans. VLSI Syst. 25(10), 2700\u20132713 (2017). https:\/\/doi.org\/10.1109\/TVLSI.2017.2654506","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"7_CR18","doi-asserted-by":"publisher","unstructured":"Goncalves, M.M., et al.: Investigating floating-point implementations in a softcore GPU under radiation-induced faults. In: ICECS, pp. 1\u20134 (2020). https:\/\/doi.org\/10.1109\/ICECS49266.2020.9294939","DOI":"10.1109\/ICECS49266.2020.9294939"},{"key":"7_CR19","unstructured":"Halfhill, T.R.: Microblaze V7 gets an MMU. In: Microprocessor, The Insider\u2019s Guide to Microprocessor Hardware (2007)"},{"key":"7_CR20","doi-asserted-by":"publisher","unstructured":"Hernandez, H.G.M., et al.: Edge GPU based on an FPGA overlay architecture using PYNQ. In: SBCCI, pp. 1\u20136 (2022). https:\/\/doi.org\/10.1109\/SBCCI55532.2022.9893229","DOI":"10.1109\/SBCCI55532.2022.9893229"},{"key":"7_CR21","doi-asserted-by":"publisher","unstructured":"Langhammer, M., Constantinides, G.A.: A statically and dynamically scalable soft GPGPU. In: ACM\/SIGDA, pp. 165\u2013175. ACM, Monterey (2024). https:\/\/doi.org\/10.1145\/3626202.3637567","DOI":"10.1145\/3626202.3637567"},{"key":"7_CR22","doi-asserted-by":"publisher","unstructured":"Langhammer, M., Constantinides, G.A.: eGPU: a 750 MHz class soft GPGPU for FPGA. In: FPL, pp. 277\u2013282. IEEE, Gothenburg (2023). https:\/\/doi.org\/10.1109\/FPL60245.2023.00047","DOI":"10.1109\/FPL60245.2023.00047"},{"key":"7_CR23","doi-asserted-by":"publisher","unstructured":"Ma, R., et al.: Specializing FGPU for persistent deep learning. In: FPL, pp. 326\u2013333 (2019). https:\/\/doi.org\/10.1109\/FPL.2019.00059","DOI":"10.1109\/FPL.2019.00059"},{"key":"7_CR24","doi-asserted-by":"publisher","unstructured":"Ma, R., et al.: DO-GPU: domain optimizable soft GPUs. In: FPL, pp. 140\u2013144 (2021). ISSN: 1946-1488. https:\/\/doi.org\/10.1109\/FPL53798.2021.00031","DOI":"10.1109\/FPL53798.2021.00031"},{"key":"7_CR25","doi-asserted-by":"publisher","unstructured":"Meyer, M., Kenter, T., Plessl, C.: In-depth FPGA accelerator performance evaluation with single node benchmarks from the HPC challenge benchmark suite for Intel and Xilinx FPGAs using OpenCL. J. Parallel Distrib. Comput. 160, 79\u201389 (2022). https:\/\/doi.org\/10.1016\/j.jpdc.2021.10.007","DOI":"10.1016\/j.jpdc.2021.10.007"},{"key":"7_CR26","doi-asserted-by":"publisher","unstructured":"Monopoli, M., et al.: Exploiting FPGA dynamic partial reconfiguration for a soft GPU-based system-on-chip. In: PRIME, pp. 181\u2013184 (2023). https:\/\/doi.org\/10.1109\/PRIME58259.2023.10161859","DOI":"10.1109\/PRIME58259.2023.10161859"},{"key":"7_CR27","doi-asserted-by":"publisher","unstructured":"Monopoli, M., et al.: Exploring key aspects of soft GPGPU computing for on-board acceleration of artificial intelligence algorithms in space applications. In: EDHPC, pp. 1\u20136 (2023). https:\/\/doi.org\/10.23919\/EDHPC59100.2023.10396624","DOI":"10.23919\/EDHPC59100.2023.10396624"},{"key":"7_CR28","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"275","DOI":"10.1007\/978-3-030-79025-7_20","volume-title":"Applied Reconfigurable Computing. Architectures, Tools, and Applications","author":"HG Munoz Hernandez","year":"2021","unstructured":"Munoz Hernandez, H.G., Veleski, M., Brandalero, M., H\u00fcbner, M.: Accelerating convolutional neural networks in FPGA-based SoCs using a soft-core GPU. In: Derrien, S., Hannig, F., Diniz, P.C., Chillet, D. (eds.) ARC 2021. LNCS, vol. 12700, pp. 275\u2013284. Springer, Cham (2021). https:\/\/doi.org\/10.1007\/978-3-030-79025-7_20"},{"key":"7_CR29","doi-asserted-by":"publisher","unstructured":"Nedel, W., Kastensmidt, F., Azambuja, J.: Evaluating the effects of single event upsets in soft-core GPGPUs. In: LATS, pp. 93\u201398. IEEE (2016). https:\/\/doi.org\/10.1109\/LATW.2016.7483346","DOI":"10.1109\/LATW.2016.7483346"},{"key":"7_CR30","unstructured":"Tarassov, E., et al.: AMD\/Xilinx Vivado block designs for FPGA RISCV SoC running Debian Linux distro. GitHub, Inc. (2024)"},{"key":"7_CR31","doi-asserted-by":"publisher","unstructured":"Todaro, G., et al.: Enhanced soft GPU architecture for FPGAs. In: PRIME, pp. 177\u2013180 (2023). https:\/\/doi.org\/10.1109\/PRIME58259.2023.10161749","DOI":"10.1109\/PRIME58259.2023.10161749"},{"key":"7_CR32","unstructured":"Triana, Y.S., Syahputri, I.: Implementation Floyd-Warhsall algorithm for the shortest path of garage. Int. J. Innov. Sci. Res. Technol. 3(2) (2018)"},{"key":"7_CR33","unstructured":"Waterman, A., Asanovic, K., Division, C.S.: Volume I: Unprivileged ISA RISC-V. EECS Dept., Univ. of CA, Berkeley (2019)"},{"key":"7_CR34","doi-asserted-by":"publisher","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a Linux-Ready 1.7-GHz 64-Bit RISC-V core in 22-nm FDSOI technology. IEEE Trans. VLSI Syst. 27(11), 2629\u20132640 (2019). https:\/\/doi.org\/10.1109\/tvlsi.2019.2926114","DOI":"10.1109\/tvlsi.2019.2926114"}],"container-title":["Lecture Notes in Computer Science","Architecture of Computing Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-03281-2_7","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,22]],"date-time":"2025-10-22T04:57:44Z","timestamp":1761109064000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-03281-2_7"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,23]]},"ISBN":["9783032032805","9783032032812"],"references-count":34,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-03281-2_7","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,23]]},"assertion":[{"value":"23 October 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ARCS","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Architecture of Computing Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Kiel","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Germany","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 April 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"24 April 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"38","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arcs2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arcs-conference.org\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}