{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T08:24:54Z","timestamp":1761812694496,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032081230","type":"print"},{"value":"9783032081247","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T00:00:00Z","timestamp":1761868800000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,10,31]],"date-time":"2025-10-31T00:00:00Z","timestamp":1761868800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-08124-7_10","type":"book-chapter","created":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T08:22:44Z","timestamp":1761812564000},"page":"196-215","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["GIR-Cache: Mitigating Conflict-Based Cache Side-Channel Attacks via\u00a0Global Indirect Replacement"],"prefix":"10.1007","author":[{"given":"Hao","family":"Ma","sequence":"first","affiliation":[]},{"given":"Zhidong","family":"Wang","sequence":"additional","affiliation":[]},{"given":"Da","family":"Xie","sequence":"additional","affiliation":[]},{"given":"Ciyan","family":"Ouyang","sequence":"additional","affiliation":[]},{"given":"Wei","family":"Song","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2025,10,31]]},"reference":[{"key":"10_CR1","doi-asserted-by":"crossref","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: 2015 IEEE Symposium on Security and Privacy, pp. 605\u2013622 (2015)","DOI":"10.1109\/SP.2015.43"},{"key":"10_CR2","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1007\/11605805_1","volume-title":"Topics in Cryptology \u2013 CT-RSA 2006","author":"DA Osvik","year":"2006","unstructured":"Osvik, D.A., Shamir, A., Tromer, E.: Cache attacks and countermeasures: the case of AES. In: Pointcheval, D. (ed.) CT-RSA 2006. LNCS, vol. 3860, pp. 1\u201320. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11605805_1"},{"key":"10_CR3","unstructured":"Percival, C.: Cache missing for fun and profit. In: BSDCan Ottawa (2005)"},{"key":"10_CR4","doi-asserted-by":"crossref","unstructured":"Ristenpart, T., Tromer, E., Shacham, H., Savage, S.: Hey, you, get off of my cloud: exploring information leakage in third-party compute clouds. In: Proceedings of the 16th ACM Conference on Computer and Communications Security, pp. 199\u2013212 (2009)","DOI":"10.1145\/1653662.1653687"},{"key":"10_CR5","doi-asserted-by":"crossref","unstructured":"Liu, F., et al.: Catalyst: defeating last-level cache side channel attacks in cloud computing. In: 2016 IEEE International Symposium on High Performance Computer Architecture, pp. 406\u2013418 (2016)","DOI":"10.1109\/HPCA.2016.7446082"},{"key":"10_CR6","doi-asserted-by":"crossref","unstructured":"Irazoqui, G., Eisenbarth, T., Sunar, B.: S\\$A: A shared cache attack that works across cores and defies VM sandboxing \u2013 and its application to AES. In: 2015 IEEE Symposium on Security and Privacy, pp. 1\u201315 (2015)","DOI":"10.1109\/SP.2015.42"},{"key":"10_CR7","unstructured":"H\u00e4hnel, M., Cui, W., Peinado, M.: High-Resolution Side Channels for Untrusted Operating Systems. In: 2017 USENIX Annual Technical Conference, pp. 299\u2013312 (2017)"},{"key":"10_CR8","unstructured":"Page, D.: Partitioned cache architecture as a side-channel defence mechanism. IACR Cryptology ePrint Archive 2005:280 (2005)"},{"key":"10_CR9","unstructured":"Kim, T., Peinado, M., Mainar-Ruiz, G.: System-level protection against Cache-Based side channel attacks in the cloud. In: 21st USENIX Security Symposium, pp. 189\u2013204 (2012)"},{"key":"10_CR10","doi-asserted-by":"crossref","unstructured":"Gruss, D., Maurice, C., Fogh, A., Lipp, M., Mangard, S.: Prefetch side-channel attacks: Bypassing SMAP and kernel ASLR. In: Proceedings of the 2016 ACM SIGSAC Conference on Computer and Communications Security, pp. 368\u2013379 (2016)","DOI":"10.1145\/2976749.2978356"},{"key":"10_CR11","doi-asserted-by":"crossref","unstructured":"El-Sayed, N., Mukkara, A., Tsai, P.-A., Kasture, H., Ma, X., Sanchez, D.: KPart: a hybrid cache partitioning-sharing technique for commodity multicores. In: 2018 IEEE International Symposium on High Performance Computer Architecture, pp. 104\u2013117 (2018)","DOI":"10.1109\/HPCA.2018.00019"},{"key":"10_CR12","unstructured":"Ramkrishnan, K., Zhai, A., McCamant, S., Yew, P.C.: New attacks and defenses for randomized caches. arXiv preprint arXiv:1909.12302 (2019)"},{"key":"10_CR13","doi-asserted-by":"crossref","unstructured":"Wang, Z., Lee, R.B.: A novel cache architecture with enhanced performance and security. In: 2008 41st IEEE\/ACM International Symposium on Microarchitecture, pp. 83\u201393 (2008)","DOI":"10.1109\/MICRO.2008.4771781"},{"key":"10_CR14","doi-asserted-by":"crossref","unstructured":"Liu, F., Lee, R.B.: Random fill cache architecture. In: 2014 47th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 203\u2013215 (2014)","DOI":"10.1109\/MICRO.2014.28"},{"key":"10_CR15","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K.: New attacks and defense for encrypted-address cache. In: 46th Annual International Symposium on Computer Architecture, pp. 360\u2013371 (2019)","DOI":"10.1145\/3307650.3322246"},{"key":"10_CR16","unstructured":"Werner, M., Unterluggauer, T., Giner, L., Schwarz, M., Gruss, D., Mangard, S.: ScatterCache: thwarting cache attacks via cache set randomization. In: 28th USENIX Security Symposium, pp. 675\u2013692 (2019)"},{"key":"10_CR17","unstructured":"Doblas, M., Kostalampros, I.-V., Moreto Planas, M., Hern\u00e1ndez Luz, C.: Enabling hardware randomization across the cache hierarchy in Linux-class processors. In: Fourth Workshop on Computer Architecture Research with RISC-V, pp. 1\u20137 (2020)"},{"key":"10_CR18","doi-asserted-by":"crossref","unstructured":"Tan, Q., Zeng, Z., Bu, K., Ren, K.: PhantomCache: obfuscating cache conflicts with localized randomization. In: NDSS (2020)","DOI":"10.14722\/ndss.2020.24086"},{"key":"10_CR19","doi-asserted-by":"crossref","unstructured":"Oren, Y., Kemerlis, V.P., Sethumadhavan, S., Keromytis, A.D.: The spy in the sandbox: practical cache attacks in Javascript and their implications. In: Proceedings of the 22nd ACM SIGSAC Conference on Computer and Communications Security, pp. 1406\u20131418 (2015)","DOI":"10.1145\/2810103.2813708"},{"key":"10_CR20","doi-asserted-by":"crossref","unstructured":"Vila, P., K\u00f6pf, B., Morales, J.F.: Theory and practice of finding eviction sets. In: 2019 IEEE Symposium on Security and Privacy, pp. 39\u201354 (2019)","DOI":"10.1109\/SP.2019.00042"},{"key":"10_CR21","unstructured":"Song, W., Liu, P.: Dynamically finding minimal eviction sets can be quicker than you think for side-channel attacks against the LLC. In: 22nd International Symposium on Research in Attacks, Intrusions and Defenses, pp. 427\u2013442 (2019)"},{"key":"10_CR22","doi-asserted-by":"crossref","unstructured":"Unterluggauer, T., Harris, A., Constable, S., Liu, F., Rozas, C.: Chameleon cache: approximating fully associative caches with random replacement to prevent contention-based cache attacks. In: 2022 IEEE International Symposium on Secure and Private Execution Environment Design, pp. 13\u201324 (2022)","DOI":"10.1109\/SEED55351.2022.00009"},{"key":"10_CR23","unstructured":"Saileshwar, G., Qureshi, M.K.: MIRAGE: mitigating conflict-based cache attacks with a practical fully-associative design. In: 30th USENIX Security Symposium, pp. 1379\u20131396 (2021)"},{"key":"10_CR24","doi-asserted-by":"crossref","unstructured":"Sanchez, D., Kozyrakis, C.: The ZCache: decoupling ways and associativity. In: 43rd Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 187\u2013198. IEEE (2010)","DOI":"10.1109\/MICRO.2010.20"},{"key":"10_CR25","doi-asserted-by":"crossref","unstructured":"Song, W., Li, B., Xue, Z., Li, Z., Wang, W., Liu, P.: Randomized last-level caches are still vulnerable to cache side-channel attacks! But we can fix it. In: 42nd IEEE Symposium on Security and Privacy, pp. 955\u2013969 (2021)","DOI":"10.1109\/SP40001.2021.00050"},{"issue":"4","key":"10_CR26","doi-asserted-by":"publisher","first-page":"1019","DOI":"10.1109\/TC.2024.3349659","volume":"73","author":"W Song","year":"2024","unstructured":"Song, W., Xue, Z., Han, J., Li, Z., Liu, P.: Randomizing set-associative caches against conflict-based cache side-channel attacks. IEEE Trans. Comput. 73(4), 1019\u20131033 (2024)","journal-title":"IEEE Trans. Comput."},{"key":"10_CR27","doi-asserted-by":"crossref","unstructured":"Xue, Z., Han, J., Song, W.: CTPP: a fast and stealth algorithm for searching eviction sets on intel processors. In: Proceedings of the 26th International Symposium on Research in Attacks, Intrusions and Defenses, pp. 151\u2013163 (2023)","DOI":"10.1145\/3607199.3607202"},{"key":"10_CR28","unstructured":"UC Berkeley, RISC-V International: Spike RISC-V ISA Simulator Documentation (2023). https:\/\/chipyard.readthedocs.io\/en\/latest\/Software\/Spike.html"},{"key":"10_CR29","doi-asserted-by":"crossref","unstructured":"Purnal, A., Turan, F., Verbauwhede, I.: Prime+ Scope: overcoming the observer effect for high-precision cache contention attacks. In: Proceedings of the 2021 ACM SIGSAC Conference on Computer and Communications Security, pp. 2903\u20132917 (2021)","DOI":"10.1145\/3460120.3484816"},{"key":"10_CR30","doi-asserted-by":"crossref","unstructured":"Calder, B., Grunwald, D., Emer, J.: Predictive sequential associative cache. In: Proceedings of the Second International Symposium on High-Performance Computer Architecture, pp. 244\u2013253 (1996)","DOI":"10.1109\/HPCA.1996.501190"},{"issue":"9","key":"10_CR31","first-page":"1","volume":"36","author":"J Han","year":"2025","unstructured":"Han, J., Wang, Z., Ma, H., Song, W.: Spike-FlexiCAS: A RISC-V processor simulator supporting flexible cache architecture configuration. J. Softw. 36(9), 1\u201315 (2025)","journal-title":"J. Softw."},{"key":"10_CR32","doi-asserted-by":"crossref","unstructured":"Muralimanohar, N., Balasubramonian, R., Jouppi, N.: Optimizing NUCA organizations and wiring alternatives for large caches with CACTI 6.0. In: 40th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 3\u201314 (2007)","DOI":"10.1109\/MICRO.2007.33"}],"container-title":["Lecture Notes in Computer Science","Information Security"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-08124-7_10","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,10,30]],"date-time":"2025-10-30T08:22:52Z","timestamp":1761812572000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-08124-7_10"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,31]]},"ISBN":["9783032081230","9783032081247"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-08124-7_10","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,10,31]]},"assertion":[{"value":"31 October 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ISC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Information Security","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Seoul","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Korea (Republic of)","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"20 October 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22 October 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"isw2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/isc25.skku.edu\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}