{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:39:10Z","timestamp":1767317950442,"version":"3.48.0"},"publisher-location":"Cham","reference-count":18,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032095749","type":"print"},{"value":"9783032095756","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-09575-6_1","type":"book-chapter","created":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:34:15Z","timestamp":1767317655000},"page":"3-16","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["A Wide-Range Low-Power Phase Interpolation-Based Delay Line with a Linearity Improvement Technique"],"prefix":"10.1007","author":[{"given":"Mohammadreza","family":"Esmaeilpour","sequence":"first","affiliation":[]},{"given":"Jan","family":"Lappas","sequence":"additional","affiliation":[]},{"given":"Chrisitan","family":"Weis","sequence":"additional","affiliation":[]},{"given":"Norbert","family":"Wehn","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2026,1,2]]},"reference":[{"key":"1_CR1","doi-asserted-by":"publisher","unstructured":"Cheong, H.H., Kim, S.: A power-efficient and fast-locking digital quadrature clock generator with ping-pong phase detection. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1\u20134 (2021). https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401383","DOI":"10.1109\/ISCAS51556.2021.9401383"},{"key":"1_CR2","doi-asserted-by":"publisher","unstructured":"Park, H., Sim, J., Choi, Y., Choi, J., Kwon, Y., Kim, C.: A 2.4\u20138 ghz phaserotator delay-locked loop using cascading structure for direct input\u2013output phase detection. IEEE Trans. Circ. Syst. II: Express Briefs 69(3), 794\u2013798 (2022). https:\/\/doi.org\/10.1109\/TCSII.2021.3113926","DOI":"10.1109\/TCSII.2021.3113926"},{"key":"1_CR3","doi-asserted-by":"publisher","unstructured":"Yang, R.J., Liu, S.I.: A 2.5 ghz all-digital delay-locked loop in 0.13 \u03bcm cmos technology. IEEE J. Solid-State Circ. 42(11), 2338\u20132347 (2007). https:\/\/doi.org\/10.1109\/JSSC.2007.906183","DOI":"10.1109\/JSSC.2007.906183"},{"key":"1_CR4","doi-asserted-by":"publisher","unstructured":"Quchani, M.E., Maymandi-Nejad, M.: Design of a low-power linear sar-based all-digital delay-locked loop. In: 2019 27th Iranian Conference on Electrical Engineering (ICEE), pp. 118\u2013124 (2019). https:\/\/doi.org\/10.1109\/IranianCEE.2019.8786365","DOI":"10.1109\/IranianCEE.2019.8786365"},{"key":"1_CR5","doi-asserted-by":"publisher","unstructured":"Chen, C.C., Chen, C.L., Fang, W., Chu, Y.C.: All-digital cmos time-todigital converter with temperature-measuring capability. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 28(9), 2079\u20132083 (2020). https:\/\/doi.org\/10.1109\/TVLSI.2020.3007587","DOI":"10.1109\/TVLSI.2020.3007587"},{"key":"1_CR6","doi-asserted-by":"publisher","unstructured":"Tsai, C.W., Chiu, Y.T., Tu, Y.H., Cheng, K.H.: A wide-range alldigital delay-locked loop for ddr1\u2013ddr5 applications. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 29(10), 1720\u20131729 (2021). https:\/\/doi.org\/10.1109\/TVLSI.2021.3098171","DOI":"10.1109\/TVLSI.2021.3098171"},{"key":"1_CR7","doi-asserted-by":"publisher","unstructured":"Abdulrazzaq, B., Abdul Halin, I., Kawahito, S., Sidek, R., Shafie, S., Md Yunus,N.: A review on high-resolution cmos delay lines: towards sub-picosecond jitter performance. SpringerPlus 5 (2016). https:\/\/doi.org\/10.1186\/s40064-016-2090z","DOI":"10.1186\/s40064-016-2090z"},{"key":"1_CR8","doi-asserted-by":"publisher","unstructured":"Angeli, N., Hofmann, K.: A low-power and area-efficient digitally controlled shuntcapacitor delay element for high-resolution delay lines. In: 2018 25th IEEE International Conference on Electronics, Circuits and Systems (ICECS), pp. 717\u2013720 (2018). https:\/\/doi.org\/10.1109\/ICECS.2018.8617948","DOI":"10.1109\/ICECS.2018.8617948"},{"key":"1_CR9","doi-asserted-by":"publisher","unstructured":"Song, J., Choi, W.S.: A highly linear digitally controlled delay line with reduced duty cycle distortion. In: 2022 19th International SoC Design Conference (ISOCC), pp. 398\u2013399 (2022). https:\/\/doi.org\/10.1109\/ISOCC56007.2022.10031551","DOI":"10.1109\/ISOCC56007.2022.10031551"},{"key":"1_CR10","doi-asserted-by":"publisher","unstructured":"Morales, J.I., Chierchie, F., Mandolesi, P.S., Paolini, E.E.: Design and evaluation of an all-digital programmable delay line in 130-nm cmos. In: 2019 XVIII Workshop on Information Processing and Control (RPIC), pp. 209\u2013213 (2019). https:\/\/doi.org\/10.1109\/RPIC.2019.8882166","DOI":"10.1109\/RPIC.2019.8882166"},{"issue":"7","key":"1_CR11","doi-asserted-by":"publisher","first-page":"2370","DOI":"10.1109\/TCSII.2023.3245562","volume":"70","author":"M Esmaeilzadeh","year":"2023","unstructured":"Esmaeilzadeh, M., Audet, Y., Ali, M., Sawan, M.: A wide-range low-powerthyristor-based delay element with improved temperature sensitivity. IEEE Trans. Circuits Syst. II Express Briefs 70(7), 2370\u20132374 (2023). https:\/\/doi.org\/10.1109\/TCSII.2023.3245562","journal-title":"IEEE Trans. Circuits Syst. II Express Briefs"},{"key":"1_CR12","doi-asserted-by":"publisher","unstructured":"AbdelHadi, A., Allam, M., Ibrahim, S.: A high-linearity 6-ghz phase interpolator in 28-nm cmos technology. In: 2017 Japan-Africa Conference on Electronics, Communications and Computers (JAC-ECC), pp. 41\u201344 (2017). https:\/\/doi.org\/10.1109\/JEC-ECC.2017.8305774","DOI":"10.1109\/JEC-ECC.2017.8305774"},{"key":"1_CR13","doi-asserted-by":"publisher","unstructured":"Wu, G., et al.: A 1\u201316 gb\/s all-digital clock and data recovery with a wideband high-linearity phase interpolator. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 24(7), 2511\u20132520 (2016). https:\/\/doi.org\/10.1109\/TVLSI.2015.2508045","DOI":"10.1109\/TVLSI.2015.2508045"},{"key":"1_CR14","doi-asserted-by":"publisher","unstructured":"Sim, J., Park, H., Kwon, Y., Kim, S., Kim, C.: A 1\u20133.2 ghz 0.6 mw\/ghzduty-cycle-corrector using bangbang duty-cyle-detector. In: 2021 IEEE International Symposium on Circuits and Systems (ISCAS). pp. 1\u20134 (2021). https:\/\/doi.org\/10.1109\/ISCAS51556.2021.9401792","DOI":"10.1109\/ISCAS51556.2021.9401792"},{"key":"1_CR15","unstructured":"Razavi, B.: Design of Analog CMOS Integrated Circuit, 1st edn. McGraw Hill, Boston (2001)"},{"key":"1_CR16","doi-asserted-by":"publisher","unstructured":"Yao, C.Y., Ho, Y.H., Chiu, Y.Y., Yang, R.J.: Designing a sar-based all-digitaldelay-locked loop with constant acquisition cycles using a resettable delay line. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 23(3), 567\u2013574 (2015). https:\/\/doi.org\/10.1109\/TVLSI.2014.2313131","DOI":"10.1109\/TVLSI.2014.2313131"},{"key":"1_CR17","doi-asserted-by":"publisher","unstructured":"Bayram, E., Aref, A.F., Saeed, M., Negra, R.: 1.5\u20133.3 ghz, 0.0077 mm2, 7 mwall-digital delay-locked loop with dead-zone free phase detector in 0.13 \u03bcm cmos. IEEE Trans. Circ. Syst. I: Regular Papers 65(1), 39\u201350 (2018). https:\/\/doi.org\/10.1109\/TCSI.2017.2715899","DOI":"10.1109\/TCSI.2017.2715899"},{"key":"1_CR18","doi-asserted-by":"publisher","unstructured":"Jung, D.H., Ryu, K., Park, J.H., Jung, S.O.: All-digital process-variation-calibratedtiming generator for ate with 1.95-ps resolution and maximum 1.2-ghz test rate. IEEE Trans. Very Large Scale Integrat. (VLSI) Syst. 26(6), 1015\u20131025 (2018). https:\/\/doi.org\/10.1109\/TVLSI.2018.2801030","DOI":"10.1109\/TVLSI.2018.2801030"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technology Advancement on SoC Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-09575-6_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:34:16Z","timestamp":1767317656000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-09575-6_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032095749","9783032095756"],"references-count":18,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-09575-6_1","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"2 January 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tangier","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Morocco","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 October 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2024.nl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}