{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:35:23Z","timestamp":1767317723003,"version":"3.48.0"},"publisher-location":"Cham","reference-count":17,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032095749","type":"print"},{"value":"9783032095756","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-09575-6_4","type":"book-chapter","created":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:32:42Z","timestamp":1767317562000},"page":"51-71","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Application-Aware Memory Management for IPsec on Heterogeneous SoCs"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0001-7353-831X","authenticated-orcid":false,"given":"Ayushi","family":"Agarwal","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Radhika","family":"Dharwadkar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Isaar","family":"Ahmad","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Krishna","family":"Kumar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"P. J.","family":"Joseph","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sourav","family":"Roy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Prokash","family":"Ghosh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Preeti Ranjan","family":"Panda","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,1,2]]},"reference":[{"key":"4_CR1","doi-asserted-by":"publisher","unstructured":"Agrawal, H., Dutta, Y., Malik, S.: Performance analysis of offloading IPsec processing to hardware based accelerators. In: 2012 International Symposium on Electronic System Design (ISED), pp. 291\u2013294 (2012). https:\/\/doi.org\/10.1109\/ISED.2012.53","DOI":"10.1109\/ISED.2012.53"},{"key":"4_CR2","unstructured":"Doyle, S., Tkachuk, G.: White Paper, Intel IPsec Acceleration (2018). https:\/\/www.intel.com\/content\/www\/us\/en\/content-details\/709925\/intel-ipsec-acceleration.html?wapkw=IPSEC"},{"key":"4_CR3","doi-asserted-by":"publisher","unstructured":"Driessen, B., G\u00fcneysu, T., Kavun, E.B., Mischke, O., Paar, C., P\u00f6ppelmann, T.: IPSecco: a lightweight and reconfigurable IPSec core. In: 2012 International Conference on Reconfigurable Computing and FPGAs, pp. 1\u20137 (2012). https:\/\/doi.org\/10.1109\/ReConFig.2012.6416757","DOI":"10.1109\/ReConFig.2012.6416757"},{"key":"4_CR4","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1109\/OJSSCS.2022.3210082","volume":"2","author":"A Garofalo","year":"2022","unstructured":"Garofalo, A., et al.: DARKSIDE: a heterogeneous RISC-V compute cluster for extreme-edge on-chip DNN inference and training. IEEE Open J. Solid State Circuits Soc. 2, 231\u2013243 (2022). https:\/\/doi.org\/10.1109\/OJSSCS.2022.3210082","journal-title":"IEEE Open J. Solid State Circuits Society"},{"key":"4_CR5","unstructured":"Guilford, J., Gulley, S., Ozturk, E., Yap, K., Gopal, V., Feghali, W.: White Paper | Fast Multi-buffer IPsec Implementations on Intel Architecture Processors (2012). https:\/\/www.intel.com\/content\/dam\/www\/public\/us\/en\/documents\/white-papers\/fast-multi-buffer-ipsec-implementations-ia-processors-paper.pdf"},{"key":"4_CR6","doi-asserted-by":"publisher","unstructured":"Ha, C.S., Lee, J.H., Leem, D.S., Park, M.S., Choi, B.Y.: ASIC design of IPSec hardware accelerator for network security. In: Proceedings of 2004 IEEE AsiaPacific Conference on Advanced System Integrated Circuits, pp. 168\u2013171 (2004). https:\/\/doi.org\/10.1109\/APASIC.2004.1349439","DOI":"10.1109\/APASIC.2004.1349439"},{"key":"4_CR7","doi-asserted-by":"crossref","unstructured":"Harkins, D., Carrel, D.: RFC2409: The Internet key exchange (IKE) (1998)","DOI":"10.17487\/rfc2409"},{"key":"4_CR8","doi-asserted-by":"publisher","unstructured":"Holtryd, N.R., Manivannan, M., Stenstr\u00f6m, P., Peric\u00e0s, M.: CBP: coordinated management of cache partitioning, bandwidth partitioning and prefetch throttling. In: 2021 30th International Conference on Parallel Architectures and Compilation Techniques (PACT), pp. 213\u2013225 (2021). https:\/\/doi.org\/10.1109\/PACT52795.2021.00023","DOI":"10.1109\/PACT52795.2021.00023"},{"key":"4_CR9","doi-asserted-by":"crossref","unstructured":"Kent, S., Atkinson, R.: RFC2402: IP Authentication Header (1998). IETFRFC, 1998. http:\/\/www.ietf.org\/rfc.html","DOI":"10.17487\/rfc2402"},{"key":"4_CR10","doi-asserted-by":"crossref","unstructured":"Liu, Z., Li, G., Cheng, J.: Hardware acceleration of fully quantized BERT for efficient natural language processing (2021). https:\/\/arxiv.org\/abs\/2103.02800","DOI":"10.23919\/DATE51398.2021.9474043"},{"key":"4_CR11","doi-asserted-by":"publisher","unstructured":"Nam, T.S., Thuc, H.V., Long, N.V.: A high-throughput hardware implementation of NAT traversal for IPSEC VPN. Int. J. Commun. Netw. Inf. Secur. (IJCNIS) 14(1) (2022). https:\/\/doi.org\/10.17762\/ijcnis.v14i1.5260. https:\/\/ijcnis.org\/index.php\/ijcnis\/article\/view\/5260","DOI":"10.17762\/ijcnis.v14i1.5260"},{"key":"4_CR12","doi-asserted-by":"publisher","unstructured":"Niu, Y., Wu, L., Zhang, X.: An IPSec accelerator design for a 10 Gbps in-line security network processor. J. Comput. 8 (2013). https:\/\/doi.org\/10.4304\/jcp.8.2.319-325","DOI":"10.4304\/jcp.8.2.319-325"},{"key":"4_CR13","unstructured":"NXP Semiconductors: Layerscape LX2160A Processors (2019)"},{"key":"4_CR14","unstructured":"[Online] Rockhopper: IPsec\/IKEv2-based VPN software for Linux (2012). https:\/\/rockhoppervpn.sourceforge.net\/"},{"key":"4_CR15","unstructured":"[Online] Strongswan: Open-source, modular and portable IPsec-based VPN solution (2005). https:\/\/www.strongswan.org\/"},{"key":"4_CR16","doi-asserted-by":"publisher","unstructured":"Thoguluva, J., Raghunathan, A., Chakradhar, S.T.: Efficient software architecture for IPSec acceleration using a programmable security processor. In: 2008 Design, Automation and Test in Europe, pp. 1148\u20131153 (2008). https:\/\/doi.org\/10.1109\/DATE.2008.4484833","DOI":"10.1109\/DATE.2008.4484833"},{"key":"4_CR17","doi-asserted-by":"publisher","unstructured":"Tiwari, S., Tuli, S., Ahmad, I., Agarwal, A., Panda, P.R., Subramoney, S.: REAL: REquest arbitration in last level caches. ACM Trans. Embed. Comput. Syst. 18(6) (2019). https:\/\/doi.org\/10.1145\/3362100","DOI":"10.1145\/3362100"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technology Advancement on SoC Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-09575-6_4","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:32:44Z","timestamp":1767317564000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-09575-6_4"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032095749","9783032095756"],"references-count":17,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-09575-6_4","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"2 January 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tangier","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Morocco","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 October 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2024.nl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}