{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:39:31Z","timestamp":1767317971407,"version":"3.48.0"},"publisher-location":"Cham","reference-count":24,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032095749","type":"print"},{"value":"9783032095756","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-09575-6_5","type":"book-chapter","created":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:35:09Z","timestamp":1767317709000},"page":"72-90","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Scalable Design Techniques for Expanding Ferroelectric-Based Non-volatile SRAMs Applications"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0008-3950-8369","authenticated-orcid":false,"given":"Lucas","family":"Rhetat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5215-6718","authenticated-orcid":false,"given":"Jean-Philippe","family":"Noel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1183-6685","authenticated-orcid":false,"given":"Bastien","family":"Giraud","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-6721-0393","authenticated-orcid":false,"given":"Laurent","family":"Grenouillet","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0009-0005-6024-6496","authenticated-orcid":false,"given":"Julie","family":"Laguerre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-2546-6662","authenticated-orcid":false,"given":"C\u00e9dric","family":"Marchand","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-6238-9600","authenticated-orcid":false,"given":"Ian","family":"O\u2019Connor","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,1,2]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Anagnostopoulos, N.A.: Attacking SRAM PUFs using very-low-temperature data remanence. Microprocess.  Microsyst. (2019)","DOI":"10.1016\/j.micpro.2019.102864"},{"key":"5_CR2","doi-asserted-by":"crossref","unstructured":"Courbon, F.: Reverse engineering flash EEPROM memories using scanning electron microscopy. In: Smart Card Research and Advanced Application Conference (2016)","DOI":"10.1007\/978-3-319-54669-8_4"},{"key":"5_CR3","doi-asserted-by":"crossref","unstructured":"Francois, T.: Demonstration of BEOL-compatible ferroelectric Hf0.5Zr0.5O2 scaled FeRAM co-integrated with 130nm CMOS for embedded NVM applications. In: IEDM (2019)","DOI":"10.1109\/IEDM19573.2019.8993485"},{"key":"5_CR4","unstructured":"Fujitsu: FRAM MCU key strengths and applications (2010)"},{"key":"5_CR5","doi-asserted-by":"crossref","unstructured":"Grenouillet, L.: Performance assessment of BEOL-integrated HfO2-based ferroelectric capacitors for FERAM memory arrays. In: IEEE Silicon Nanoelectronics Workshop (SNW) (2020)","DOI":"10.1109\/SNW50361.2020.9131648"},{"key":"5_CR6","doi-asserted-by":"crossref","unstructured":"Holcomb, D.E.: Power-up SRAM state as an identifying fingerprint and source of true random numbers. IEEE Trans. Comput. (2009)","DOI":"10.1109\/TC.2008.212"},{"key":"5_CR7","doi-asserted-by":"crossref","unstructured":"Khan, M.N.I.: Comprehensive study of security and privacy of emerging non-volatile memories. JLPEA (2021)","DOI":"10.3390\/jlpea11040036"},{"key":"5_CR8","doi-asserted-by":"crossref","unstructured":"Kobayashi, M.: Experimental demonstration of a nonvolatile SRAM with ferroelectric HfO2 capacitor for normally off application. JEDS (2018)","DOI":"10.1109\/JEDS.2018.2800090"},{"key":"5_CR9","doi-asserted-by":"crossref","unstructured":"Lee, A.: RRAM-based 7t1r nonvolatile SRAM with 2x reduction in store energy and 94x reduction in restore energy for frequent-off instant-on applications. In: VLSIC (2015)","DOI":"10.1109\/VLSIC.2015.7231368"},{"key":"5_CR10","doi-asserted-by":"crossref","unstructured":"Li, Y.: Working principles and performance optimization of nonvolatile 6T2C-SRAM with hafnia-based ferroelectric capacitors. IEEE Trans.  Electron Dev. (2024)","DOI":"10.1109\/TED.2024.3408778"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Liu, Y.: 4.7 a 65nm ReRAM-enabled nonvolatile processor with 6\u00d7 reduction in restore time and 4\u00d7 higher clock frequency using adaptive data retention and self-write-termination nonvolatile logic. In: ISSCC (2016)","DOI":"10.1109\/ISSCC.2016.7417918"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Martin, S.: Hf0.5Zr0.5O2 FeRAM scalability demonstration at 22nm FDSOI node for embedded applications. In: IEDM 2024 (2024)","DOI":"10.1109\/IEDM50854.2024.10873378"},{"key":"5_CR13","doi-asserted-by":"crossref","unstructured":"Masui, S.: A ferroelectric memory-based secure dynamically programmable gate array. JSSC (2003)","DOI":"10.1109\/JSSC.2003.810034"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Miller, S.L.: Device modeling of ferroelectric capacitors. J. Appl. Phys. (1990)","DOI":"10.1063\/1.346845"},{"key":"5_CR15","doi-asserted-by":"crossref","unstructured":"Miller, S.L.: Modeling ferroelectric capacitor switching with asymmetric nonperiodic input signals and arbitrary initial conditions. J.  Appl. Phys. (1991)","DOI":"10.1063\/1.349348"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Miwa, T.: NV-SRAM: a nonvolatile SRAM with back-up ferroelectric capacitors. In: CICC (2000)","DOI":"10.1109\/4.910492"},{"key":"5_CR17","doi-asserted-by":"crossref","unstructured":"Noel, J.P.: A near-instantaneous and non-invasive erasure design technique to protect sensitive data stored in secure SRAMs. In: ESSCIRC (2021)","DOI":"10.1109\/ESSCIRC53450.2021.9567885"},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Nouri, S.: An 8T eNVSRAM macro in 22nm FDSOI standard logic with simultaneous full-array data restore for secure IoT devices. In: ISSCC (2023)","DOI":"10.1109\/ISSCC42615.2023.10067521"},{"key":"5_CR19","unstructured":"Prakash, R.: Nonvolatile SRAM (nvSRAM) basics (2016)"},{"key":"5_CR20","doi-asserted-by":"crossref","unstructured":"Quadir, S.E.: A survey on chip to system reverse engineering. J. Emerg. Technol. Comput. Syst. (2016)","DOI":"10.1145\/2755563"},{"key":"5_CR21","unstructured":"Shivendra, S.: Nonvolatile SRAMs (nvSRAMs) in gaming applications (2015)"},{"key":"5_CR22","doi-asserted-by":"crossref","unstructured":"Shuto, Y.: HZO-based nonvolatile SRAM array with 100% bit recall yield and sufficient retention time at 85\u00b0c. In: VLSI Technology and Circuits (2024)","DOI":"10.1109\/VLSITechnologyandCir46783.2024.10631328"},{"key":"5_CR23","doi-asserted-by":"crossref","unstructured":"Takeuchi, K.: A feasibility study on ferroelectric shadow SRAMs based on variability-aware design optimization. JEDS (2019)","DOI":"10.1109\/JEDS.2019.2949564"},{"key":"5_CR24","unstructured":"Thevenon, P.H.: iMRC: Integrated monitoring & recovery component, a solution to guarantee the security of embedded systems (2022)"}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technology Advancement on SoC Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-09575-6_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:35:11Z","timestamp":1767317711000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-09575-6_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032095749","9783032095756"],"references-count":24,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-09575-6_5","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"2 January 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tangier","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Morocco","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 October 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2024.nl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}