{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:35:32Z","timestamp":1767317732819,"version":"3.48.0"},"publisher-location":"Cham","reference-count":15,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032095749","type":"print"},{"value":"9783032095756","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-09575-6_8","type":"book-chapter","created":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:33:15Z","timestamp":1767317595000},"page":"127-142","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["An Open-Source Containarized Toolchain for Behavioral FSM Logic Locking"],"prefix":"10.1007","author":[{"given":"Esrat","family":"Khan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shahzad","family":"Muzaffar","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lamees M.","family":"Al Qassem","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ibrahim M.","family":"Elfadel","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,1,2]]},"reference":[{"key":"8_CR1","doi-asserted-by":"publisher","unstructured":"Berardi, D., Giallorenzo, S., Mauro, J., Melis, A., Montesi, F., Prandini, M.: Microservice security: a systematic literature review. PeerJ Comput. Sci. 8 (2022). https:\/\/doi.org\/10.7717\/PEERJ-CS.779","DOI":"10.7717\/PEERJ-CS.779"},{"key":"8_CR2","doi-asserted-by":"publisher","unstructured":"Chakraborty, R.S., Bhunia, S.: HARPOON: an obfuscation-based SoC design methodology for hardware protection. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 28(10), 1493\u20131502 (2009). https:\/\/doi.org\/10.1109\/TCAD.2009.2028166","DOI":"10.1109\/TCAD.2009.2028166"},{"key":"8_CR3","doi-asserted-by":"crossref","unstructured":"Datta, R., Zhao, G., Basu, K., Shamsi, K.: A security analysis of circuit clock obfuscation. Cryptography 6(3) (2022)","DOI":"10.3390\/cryptography6030043"},{"issue":"2","key":"8_CR4","doi-asserted-by":"publisher","first-page":"273","DOI":"10.1109\/TCAD.2017.2697960","volume":"37","author":"J Dofe","year":"2018","unstructured":"Dofe, J., Yu, Q.: Novel dynamic state-deflection method for gate-level design obfuscation. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 37(2), 273\u2013285 (2018). https:\/\/doi.org\/10.1109\/TCAD.2017.2697960","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR5","unstructured":"gRPC: grpc. https:\/\/grpc.io\/. Accessed 14 Sept 2023"},{"issue":"6","key":"8_CR6","doi-asserted-by":"publisher","first-page":"1010","DOI":"10.1109\/TCAD.2020.3047976","volume":"40","author":"W Hu","year":"2021","unstructured":"Hu, W., Chang, C.H., Sengupta, A., Bhunia, S., Kastner, R., Li, H.: An overview of hardware security and trust: Threats, countermeasures, and design tools. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(6), 1010\u20131038 (2021). https:\/\/doi.org\/10.1109\/TCAD.2020.3047976","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR7","unstructured":"Jin, Y., Pan, D.: Quantitative metric and automated toolset for obfuscated logic security evaluation. Technical report, Air Force Research Laboratory Sensors Directorate, Wright-Patterson Air Force Base, Oh 45433-7320, Air Force Materiel Command United States Air Force, September 2020"},{"issue":"1","key":"8_CR8","doi-asserted-by":"publisher","first-page":"11","DOI":"10.1109\/TCAD.2020.2994259","volume":"40","author":"K Juretus","year":"2021","unstructured":"Juretus, K., Savidis, I.: Synthesis of hidden state transitions for sequential logic locking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(1), 11\u201323 (2021). https:\/\/doi.org\/10.1109\/TCAD.2020.2994259","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR9","doi-asserted-by":"publisher","unstructured":"Khan, E., Muzaffar, S., Al Qassem, L.M., Elfadel, I.M.: OSHDA: a containerized cad tool for the design and analysis of behavioral fsm logic locking. In: 2024 IFIP\/IEEE 32nd International Conference on Very Large Scale Integration (VLSI-SoC), pp. 1\u2013 6 (2024). https:\/\/doi.org\/10.1109\/VLSI-SoC62099.2024.10767810","DOI":"10.1109\/VLSI-SoC62099.2024.10767810"},{"issue":"9","key":"8_CR10","doi-asserted-by":"publisher","first-page":"1740","DOI":"10.1109\/TCAD.2020.3029133","volume":"40","author":"N Limaye","year":"2021","unstructured":"Limaye, N., Kalligeros, E., Karousos, N., Karybali, I.G., Sinanoglu, O.: Thwarting all logic locking attacks: dishonest oracle with truly random logic locking. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 40(9), 1740\u20131753 (2021). https:\/\/doi.org\/10.1109\/TCAD.2020.3029133","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR11","doi-asserted-by":"publisher","unstructured":"Mankali, L., Patnaik, S., Limaye, N., Knechtel, J., Sinanoglu, O.: VIGILANT: vulnerability detection tool against fault-injection attacks for locking techniques. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 1 (2023). https:\/\/doi.org\/10.1109\/TCAD.2023.3259300","DOI":"10.1109\/TCAD.2023.3259300"},{"issue":"2","key":"8_CR12","doi-asserted-by":"publisher","first-page":"462","DOI":"10.1109\/TCAD.2022.3179651","volume":"42","author":"C Pilato","year":"2023","unstructured":"Pilato, C., Collini, L., Cassano, L., Sciuto, D., Garg, S., Karri, R.: Optimizing the use of behavioral locking for high-level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 42(2), 462\u2013472 (2023)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"8_CR13","doi-asserted-by":"crossref","unstructured":"Roshanisefat, S., Mardani Kamali, H., Homayoun, H., Sasan, A.: RANE: an opensource formal de-obfuscation attack for reverse engineering of logic encrypted circuits. In: Proceedings of the 2021 on Great Lakes Symposium on VLSI, GLSVLSI 2021, New York, NY, USA, pp. 221\u2013228. Association for Computing Machinery (2021)","DOI":"10.1145\/3453688.3461760"},{"key":"8_CR14","unstructured":"Shamsi, K., Jin, Y.: Cad for assurance. https:\/\/cadforassurance.org\/tools\/evaluation-of-obfuscation\/neos\/"},{"issue":"7","key":"8_CR15","doi-asserted-by":"publisher","first-page":"2004","DOI":"10.1109\/TCAD.2021.3104270","volume":"41","author":"M Zuzak","year":"2022","unstructured":"Zuzak, M., Mondal, A., Srivastava, A.: Evaluating the security of logic-locked probabilistic circuits. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(7), 2004\u20132009 (2022)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."}],"container-title":["IFIP Advances in Information and Communication Technology","VLSI-SoC: Technology Advancement on SoC Design"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-09575-6_8","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,1,2]],"date-time":"2026-01-02T01:33:16Z","timestamp":1767317596000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-09575-6_8"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032095749","9783032095756"],"references-count":15,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-09575-6_8","relation":{},"ISSN":["1868-4238","1868-422X"],"issn-type":[{"value":"1868-4238","type":"print"},{"value":"1868-422X","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"2 January 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"VLSI-SoC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP\/IEEE International Conference on Very Large Scale Integration - System on a Chip","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tangier","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Morocco","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2024","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 October 2024","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 October 2024","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"32","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"vlsi-soc2024","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/vlsisoc2024.nl\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}