{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T12:34:12Z","timestamp":1786365252671,"version":"build-2736575974"},"publisher-location":"Cham","reference-count":12,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032104656","type":"print"},{"value":"9783032104663","type":"electronic"}],"license":[{"start":{"date-parts":[[2025,11,16]],"date-time":"2025-11-16T00:00:00Z","timestamp":1763251200000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2025,11,16]],"date-time":"2025-11-16T00:00:00Z","timestamp":1763251200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-10466-3_23","type":"book-chapter","created":{"date-parts":[[2025,11,15]],"date-time":"2025-11-15T06:59:38Z","timestamp":1763189978000},"page":"278-290","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["NNia-8: An 8-Core RISC-V Neural Network Inference Accelerator with\u00a0Efficient Processing Elements and\u00a0Memory Utilization"],"prefix":"10.1007","author":[{"given":"Xingbo","family":"Wang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yucong","family":"Huang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Xinyu","family":"Kang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yuru","family":"Li","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Qi","family":"Wang","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Terry Tao","family":"Ye","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2025,11,16]]},"reference":[{"key":"23_CR1","doi-asserted-by":"crossref","unstructured":"Armeniakos, G., Maras, A., Xydis, S., Soudris, D.: Mixed-precision Neural Networks on RISC-V Cores: ISA extensions for Multi-Pumped Soft SIMD Operations. ArXiv Preprint ArXiv:2407.14274 (2024)","DOI":"10.1145\/3676536.3676840"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Wang, S., Wang, X., Xu, Z., Chen, B., Feng, C., Wang, Q., Ye, T.: Optimizing CNN computation using RISC-V custom instruction sets for edge platforms. IEEE Trans. Comput. (2024)","DOI":"10.1109\/TC.2024.3362060"},{"key":"23_CR3","doi-asserted-by":"crossref","unstructured":"Wang, X., Feng, C., Kang, X., Wang, Q., Huang, Y., Ye, T.: RV-SCNN: A RISC-V processor with customized instruction Set for SNN and CNN inference acceleration on edge platforms. IEEE Trans. Comput.-Aided Design Integr. Circuits Syst. (2024)","DOI":"10.1109\/TCAD.2024.3472293"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Jianwei, X., Rendong, Y., Faquan, C., Peilin, L.: SFANC: scalable and flexible architecture for neuromorphic computing. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (2023)","DOI":"10.1109\/TVLSI.2023.3282239"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Hoang, T., Duran, C., Tsukamoto, A., Suzaki, K., Pham, C.: Cryptographic accelerators for trusted execution environment in RISC-V processors. In: 2020 IEEE International Symposium On Circuits And Systems (ISCAS), pp. 1\u20134 (2020)","DOI":"10.1109\/ISCAS45731.2020.9180551"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Marshall, B., Newell, G., Page, D., Saarinen, M., Wolf, C.: The design of scalar AES instruction set extensions for RISC-V. IACR Trans. Cryptogr. Hardw. Embed. Syst. 109\u2013136 (2021)","DOI":"10.46586\/tches.v2021.i1.109-136"},{"key":"23_CR7","doi-asserted-by":"publisher","first-page":"733","DOI":"10.3390\/electronics13040733","volume":"13","author":"T Yoo","year":"2024","unstructured":"Yoo, T., Choi, B.: Real-time performance benchmarking of RISC-V architecture: implementation and verification on an EtherCAT-based robotic control system. Electronics 13, 733 (2024)","journal-title":"Electronics"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Gautschi, M., et al.: Near-threshold RISC-V core with DSP extensions for scalable IoT endpoint devices. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 25, 2700-2713 (2017)","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Rossi, D., et al.: Vega: a ten-core SoC for IoT endnodes with DNN acceleration and cognitive wake-up from MRAM-based state-retentive sleep mode. IEEE J. Solid-State Circ. 57, 127\u2013139 (2021)","DOI":"10.1109\/JSSC.2021.3114881"},{"key":"23_CR10","doi-asserted-by":"publisher","first-page":"231","DOI":"10.1109\/OJSSCS.2022.3210082","volume":"2","author":"A Garofalo","year":"2022","unstructured":"Garofalo, A., et al.: Darkside: a heterogeneous RISC-V compute cluster for extreme-edge on-chip DNN inference and training. IEEE Open J. Solid-State Circuits Soc. 2, 231\u2013243 (2022)","journal-title":"IEEE Open J. Solid-State Circuits Soc."},{"key":"23_CR11","doi-asserted-by":"publisher","first-page":"1489","DOI":"10.1109\/TETC.2021.3072337","volume":"9","author":"A Garofalo","year":"2021","unstructured":"Garofalo, A., Tagliavini, G., Conti, F., Benini, L., Rossi, D.: XpulpNN: enabling energy efficient and flexible inference of quantized neural networks on RISC-V based IoT end nodes. IEEE Trans. Emerg. Top. Comput. 9, 1489\u20131505 (2021)","journal-title":"IEEE Trans. Emerg. Top. Comput."},{"key":"23_CR12","first-page":"2450","volume":"70","author":"G Ottavi","year":"2023","unstructured":"Ottavi, G., et al.: Dustin: a 16-cores parallel ultra-low-power cluster with 2b-to-32b fully flexible bit-precision and vector Lockstep execution mode. IEEE Trans. Circuits Syst. I: Regular Pap. 70, 2450\u20132463 (2023)","journal-title":"IEEE Trans. Circuits Syst. I: Regular Pap."}],"container-title":["Lecture Notes in Computer Science","Network and Parallel Computing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-10466-3_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,8,10]],"date-time":"2026-08-10T12:25:23Z","timestamp":1786364723000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-10466-3_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,11,16]]},"ISBN":["9783032104656","9783032104663"],"references-count":12,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-10466-3_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2025,11,16]]},"assertion":[{"value":"16 November 2025","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"NPC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"IFIP International Conference on Network and Parallel Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Nha Trang","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Vietnam","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"14 November 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"16 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"21","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"npc2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.npc-conference.com\/#\/npc2025","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}