{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T23:44:42Z","timestamp":1775432682243,"version":"3.50.1"},"publisher-location":"Cham","reference-count":32,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032147813","type":"print"},{"value":"9783032147820","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-14782-0_17","type":"book-chapter","created":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T22:47:29Z","timestamp":1775429249000},"page":"307-325","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Timing Interference in\u00a0Multi-core RISC-V Systems: Security Risks and\u00a0Mitigations"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0005-2664-0043","authenticated-orcid":false,"given":"Andreas","family":"Wrisley","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8069-6495","authenticated-orcid":false,"given":"Roberto","family":"Guanciale","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-1485-0802","authenticated-orcid":false,"given":"Simin","family":"Nadjm-Tehrani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"ORCID":"https:\/\/orcid.org\/0000-0001-9863-9985","authenticated-orcid":false,"given":"Ingemar","family":"S\u00f6derquist","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,4,1]]},"reference":[{"key":"17_CR1","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"112","DOI":"10.1007\/11935308_9","volume-title":"Information and Communications Security","author":"O Ac\u0131i\u00e7mez","year":"2006","unstructured":"Ac\u0131i\u00e7mez, O., Ko\u00e7, \u00c7.K.: Trace-driven cache attacks on AES (short paper). In: Ning, P., Qing, S., Li, N. (eds.) ICICS 2006. LNCS, vol. 4307, pp. 112\u2013121. Springer, Heidelberg (2006). https:\/\/doi.org\/10.1007\/11935308_9"},{"key":"17_CR2","doi-asserted-by":"publisher","unstructured":"Alagappan, M., Rajendran, J., Doroslova\u010dki, M., Venkataramani, G.: Dfs covert channels on multi-core platforms. In: 2017 IFIP\/IEEE International Conference on Very Large Scale Integration (VLSI-SoC), pp.\u00a01\u20136 (2017). https:\/\/doi.org\/10.1109\/VLSI-SoC.2017.8203469","DOI":"10.1109\/VLSI-SoC.2017.8203469"},{"key":"17_CR3","doi-asserted-by":"publisher","unstructured":"Ali, U., Khan, O.: Multicon: an efficient timing-based side channel attack on shared memory multicores. In: 2022 IEEE 40th International Conference on Computer Design (ICCD), pp. 97\u2013104 (2022). https:\/\/doi.org\/10.1109\/ICCD56317.2022.00024","DOI":"10.1109\/ICCD56317.2022.00024"},{"key":"17_CR4","doi-asserted-by":"publisher","unstructured":"Balkind, J., et al.: Openpiton: an open source manycore research framework. In: Proceedings of the Twenty-First International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 217\u2013232. ASPLOS \u201916. ACM, New York (2016). https:\/\/doi.org\/10.1145\/2872362.2872414","DOI":"10.1145\/2872362.2872414"},{"key":"17_CR5","doi-asserted-by":"publisher","unstructured":"Betts, A., Marref, A.: Wcet analysis of component-based systems using timing traces. In: 2011 16th IEEE International Conference on Engineering of Complex Computer Systems, pp. 13\u201322 (2011). https:\/\/doi.org\/10.1109\/ICECCS.2011.9","DOI":"10.1109\/ICECCS.2011.9"},{"key":"17_CR6","doi-asserted-by":"publisher","unstructured":"Bhade, P., Paturel, J., Sentieys, O., Sinha, S.: Lightweight hardware-based cache side-channel attack detection for edge devices (edge-cascade). ACM Trans. Embed. Comput. Syst. 23(4) (2024). https:\/\/doi.org\/10.1145\/3663673","DOI":"10.1145\/3663673"},{"key":"17_CR7","doi-asserted-by":"publisher","unstructured":"Bhade, P.P., Sinha, S.: Detection of cache side channel attacks using thread level monitoring of hardware performance counters. In: 2021 IEEE 14th International Symposium on Embedded Multicore\/Many-core Systems-on-Chip (MCSoC), pp. 210\u2013217 (2021). https:\/\/doi.org\/10.1109\/MCSoC51149.2021.00039","DOI":"10.1109\/MCSoC51149.2021.00039"},{"key":"17_CR8","doi-asserted-by":"publisher","unstructured":"Charles, S., Mishra, P.: A survey of network-on-chip security attacks and countermeasures. ACM Comput. Surv. 54(5), May 2021. https:\/\/doi.org\/10.1145\/3450964","DOI":"10.1145\/3450964"},{"key":"17_CR9","doi-asserted-by":"publisher","unstructured":"Cho, J., Kim, T., Kim, T., Shin, Y.: Real-time detection on cache side channel attacks using performance counter monitor. In: 2019 International Conference on Information and Communication Technology Convergence (ICTC), pp. 175\u2013177 (2019). https:\/\/doi.org\/10.1109\/ICTC46691.2019.8939797","DOI":"10.1109\/ICTC46691.2019.8939797"},{"key":"17_CR10","doi-asserted-by":"publisher","unstructured":"Dipesh, Chatterjee, U.: N-tracer: a trace driven attack on noc-based mpsoc architecture. In: Proceedings of the 20th ACM Asia Conference on Computer and Communications Security, ASIA CCS \u201925, pp. 1127\u20131140. Association for Computing Machinery, New York (2025). https:\/\/doi.org\/10.1145\/3708821.3736201","DOI":"10.1145\/3708821.3736201"},{"key":"17_CR11","unstructured":"ECS strategic research and innovation agenda 2025 (ECS-SRIA). https:\/\/ecssria.eu\/2025. Accessed 24 Aug 2025"},{"key":"17_CR12","doi-asserted-by":"publisher","unstructured":"Kapotoglu\u00a0Koc, M., Altilar, D.T.: Selection of best fit hardware performance counters to detect cache side-channel attacks. In: Proceedings of the 2023 ACM Workshop on Secure and Trustworthy Cyber-Physical Systems, SaT-CPS \u201923, pp. 17\u201322. Association for Computing Machinery, New York (2023). https:\/\/doi.org\/10.1145\/3579988.3585052","DOI":"10.1145\/3579988.3585052"},{"issue":"1","key":"17_CR13","doi-asserted-by":"publisher","first-page":"53","DOI":"10.1109\/LCA.2023.3276709","volume":"22","author":"A Kar","year":"2023","unstructured":"Kar, A., Liu, X., Kim, Y., Saileshwar, G., Kim, H., Krishna, T.: Mitigating timing-based noc side-channel attacks with llc remapping. IEEE Comput. Archit. Lett. 22(1), 53\u201356 (2023). https:\/\/doi.org\/10.1109\/LCA.2023.3276709","journal-title":"IEEE Comput. Archit. Lett."},{"key":"17_CR14","doi-asserted-by":"crossref","unstructured":"Kocher, P., et al.: Spectre attacks: Exploiting speculative execution. In: 40th IEEE Symposium on Security and Privacy (S &P\u201919) (2019)","DOI":"10.1109\/SP.2019.00002"},{"key":"17_CR15","unstructured":"Kogler, A., et al.: Collide+power: leaking inaccessible data with software-based power side channels. In: USENIX Security (2023)"},{"key":"17_CR16","unstructured":"Lipp, M., et al.: Meltdown: Reading kernel memory from user space. In: 27th USENIX Security Symposium (USENIX Security 18) (2018)"},{"key":"17_CR17","doi-asserted-by":"publisher","unstructured":"Liu, F., Yarom, Y., Ge, Q., Heiser, G., Lee, R.B.: Last-level cache side-channel attacks are practical. In: 2015 IEEE Symposium on Security and Privacy, pp. 605\u2013622 (2015). https:\/\/doi.org\/10.1109\/SP.2015.43","DOI":"10.1109\/SP.2015.43"},{"key":"17_CR18","doi-asserted-by":"publisher","unstructured":"L\u00f6fwenmark, A., Nadjm-Tehrani, S.: Understanding Shared Memory Bank Access Interference in Multi-Core Avionics. In: Schoeberl, M. (ed.) 16th International Workshop on Worst-Case Execution Time Analysis (WCET 2016). Open Access Series in Informatics (OASIcs), vol.\u00a055, pp. 12:1\u201312:11. Schloss Dagstuhl \u2013 Leibniz-Zentrum f\u00fcr Informatik, Dagstuhl, Germany (2016). https:\/\/doi.org\/10.4230\/OASIcs.WCET.2016.12","DOI":"10.4230\/OASIcs.WCET.2016.12"},{"key":"17_CR19","doi-asserted-by":"publisher","unstructured":"Morgan, B., et al.: Slice+slice baby: Generating last-level cache eviction sets in the blink of an eye. In: 2025 IEEE Symposium on Security and Privacy (SP), pp. 3479\u20133496 (2025). https:\/\/doi.org\/10.1109\/SP61157.2025.00264","DOI":"10.1109\/SP61157.2025.00264"},{"key":"17_CR20","unstructured":"Paccagnella, R., Luo, L., Fletcher, C.W.: Lord of the ring(s): Side channel attacks on the CPU On-Chip ring interconnect are practical. In: 30th USENIX Security Symposium (USENIX Security 21), pp. 645\u2013662. USENIX Association, August 2021. https:\/\/www.usenix.org\/conference\/usenixsecurity21\/presentation\/paccagnella"},{"key":"17_CR21","unstructured":"Pessl, P., Gruss, D., Maurice, C., Schwarz, M., Mangard, S.: DRAMA: exploiting DRAM addressing for Cross-CPU attacks. In: 25th USENIX Security Symposium (USENIX Security 16), pp. 565\u2013581. USENIX Association, Austin, TX, August 2016. https:\/\/www.usenix.org\/conference\/usenixsecurity16\/technical-sessions\/presentation\/pessl"},{"key":"17_CR22","doi-asserted-by":"publisher","unstructured":"Reinbrecht, C., Aljuffri, A., Hamdioui, S., Taouil, M., Forlin, B., Sepulveda, J.: Guard-noc: A protection against side-channel attacks for mpsocs. In: 2020 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), pp. 536\u2013541 (2020). https:\/\/doi.org\/10.1109\/ISVLSI49217.2020.000-1","DOI":"10.1109\/ISVLSI49217.2020.000-1"},{"key":"17_CR23","doi-asserted-by":"publisher","first-page":"3","DOI":"10.1007\/978-3-030-58201-2_1","volume-title":"ICT Systems Security and Privacy Protection","author":"B Semal","year":"2020","unstructured":"Semal, B., Markantonakis, K., Akram, R.N., Kalbantner, J.: Leaky controller: Cross-vm memory controller covert channel on multi-core systems. In: H\u00f6lbl, M., Rannenberg, K., Welzer, T. (eds.) ICT Systems Security and Privacy Protection, pp. 3\u201316. Springer, Cham (2020)"},{"issue":"3","key":"17_CR24","doi-asserted-by":"publisher","first-page":"379","DOI":"10.1002\/j.1538-7305.1948.tb01338.x","volume":"27","author":"CE Shannon","year":"1948","unstructured":"Shannon, C.E.: A mathematical theory of communication. Bell Syst. Tech. J. 27(3), 379\u2013423 (1948). https:\/\/doi.org\/10.1002\/j.1538-7305.1948.tb01338.x","journal-title":"Bell Syst. Tech. J."},{"key":"17_CR25","doi-asserted-by":"publisher","first-page":"47","DOI":"10.1007\/978-3-031-15255-9_3","volume-title":"Advances in Information and Computer Security","author":"S Shen","year":"2022","unstructured":"Shen, S., Li, Z., Song, W.: Methods of extracting parameters of the processor caches. In: Cheng, C.M., Akiyama, M. (eds.) Advances in Information and Computer Security, pp. 47\u201365. Springer, Cham (2022)"},{"key":"17_CR26","doi-asserted-by":"publisher","unstructured":"Vila, P., K\u00f6pf, B., Morales, J.F.: Theory and practice of finding eviction sets. In: 2019 IEEE Symposium on Security and Privacy (SP), pp. 39\u201354 (2019). https:\/\/doi.org\/10.1109\/SP.2019.00042","DOI":"10.1109\/SP.2019.00042"},{"key":"17_CR27","doi-asserted-by":"publisher","unstructured":"Wang, Y., Ferraiuolo, A., Suh, G.E.: Timing channel protection for a shared memory controller. In: 2014 IEEE 20th International Symposium on High Performance Computer Architecture (HPCA), pp. 225\u2013236 (2014). https:\/\/doi.org\/10.1109\/HPCA.2014.6835934","DOI":"10.1109\/HPCA.2014.6835934"},{"key":"17_CR28","doi-asserted-by":"crossref","unstructured":"Wang, Y., Paccagnella, R., He, E., Shacham, H., Fletcher, C.W., Kohlbrenner, D.: Hertzbleed: Turning power side-channel attacks into remote timing attacks on x86. In: Proceedings of the USENIX Security Symposium (USENIX) (2022)","DOI":"10.1109\/MM.2023.3274619"},{"key":"17_CR29","doi-asserted-by":"crossref","unstructured":"Wang, Y., et al.: DVFS frequently leaks secrets: Hertzbleed attacks beyond SIKE, cryptography, and CPU-only data. In: Proceedings of the IEEE Symposium on Security and Privacy (S &P) (2023)","DOI":"10.1109\/SP46215.2023.10179326"},{"key":"17_CR30","unstructured":"Yarom, Y., Falkner, K.: FLUSH+RELOAD: a high resolution, low noise, l3 cache Side-Channel attack. In: 23rd USENIX Security Symposium (USENIX Security 14), pp. 719\u2013732. USENIX Association, San Diego, CA, August 2014. https:\/\/www.usenix.org\/conference\/usenixsecurity14\/technical-sessions\/presentation\/yarom"},{"key":"17_CR31","doi-asserted-by":"publisher","unstructured":"Zaruba, F., Benini, L.: The cost of application-class processing: energy and performance analysis of a linux-ready 1.7-ghz 64-bit risc-v core in 22-nm fdsoi technology. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 27(11), 2629\u20132640 (2019). https:\/\/doi.org\/10.1109\/TVLSI.2019.2926114","DOI":"10.1109\/TVLSI.2019.2926114"},{"key":"17_CR32","doi-asserted-by":"publisher","unstructured":"Zhu, L., Wang, C.: Side-channel information leakage with cpu frequency scaling, but without cpu frequency. In: Proceedings of the 17th ACM Workshop on Hot Topics in Storage and File Systems, HotStorage \u201925, pp. 69\u201376. Association for Computing Machinery, New York (2025). https:\/\/doi.org\/10.1145\/3736548.3737831","DOI":"10.1145\/3736548.3737831"}],"container-title":["Lecture Notes in Computer Science","Secure IT Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-14782-0_17","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,5]],"date-time":"2026-04-05T22:47:31Z","timestamp":1775429251000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-14782-0_17"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032147813","9783032147820"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-14782-0_17","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"1 April 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"NordSec","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Nordic Conference on Secure IT Systems","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Tartu","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Estonia","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12 November 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"13 November 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"30","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"nordsec2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/nordsec2025.cs.ut.ee\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}