{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T14:10:08Z","timestamp":1772201408429,"version":"3.50.1"},"publisher-location":"Cham","reference-count":36,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032155405","type":"print"},{"value":"9783032155412","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-15541-2_9","type":"book-chapter","created":{"date-parts":[[2026,1,30]],"date-time":"2026-01-30T20:07:45Z","timestamp":1769803665000},"page":"157-177","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["$$\\texttt {ARCHER}$$: Architecture-Level Simulator for\u00a0Side-Channel Analysis in\u00a0RISC-V Processors"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0000-0002-2757-1271","authenticated-orcid":false,"given":"Asmita","family":"Adhikary","sequence":"first","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0002-7164-5952","authenticated-orcid":false,"given":"Abraham","family":"Basurto-Becerra","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0003-0727-3573","authenticated-orcid":false,"given":"Lejla","family":"Batina","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-5494-9164","authenticated-orcid":false,"given":"Ileana","family":"Buhan","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0000-0001-7665-0876","authenticated-orcid":false,"given":"Durba","family":"Chatterjee","sequence":"additional","affiliation":[]},{"ORCID":"https:\/\/orcid.org\/0009-0002-3751-4833","authenticated-orcid":false,"given":"Senna","family":"van Hoek","sequence":"additional","affiliation":[]},{"given":"Eloi","family":"Sanfelix Gonzalez","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2026,1,31]]},"reference":[{"key":"9_CR1","unstructured":"Test Vector Leakage Assessment (TVLA) Derived Test Requirements (DTR) with AES (2015). https:\/\/www.rambus.com\/test-vector-leakage-assessment-tvla-derived-test-requirements-dtr-with-aes\/"},{"key":"9_CR2","doi-asserted-by":"publisher","unstructured":"Almeida, J.B., et al.: Jasmin: High-assurance and high-speed cryptography. In: ACM CCS 2017, pp. 1807\u20131823. ACM (2017). https:\/\/doi.org\/10.1145\/3133956.3134078","DOI":"10.1145\/3133956.3134078"},{"key":"9_CR3","doi-asserted-by":"publisher","unstructured":"Arora, V., Buhan, I., Perin, G., Picek, S.: A tale of two boards: on the influence of microarchitecture on side-channel leakage. In: CARDIS 2021. LNCS, vol. 13173, pp. 80\u201396. Springer (2021). https:\/\/doi.org\/10.1007\/978-3-030-97348-3_5","DOI":"10.1007\/978-3-030-97348-3_5"},{"key":"9_CR4","unstructured":"Barthe, G., Bela\u00efd, S., Fouque, P., Gr\u00e9goire, B.: MaskVerif: a formal tool for analyzing software and hardware masked implementations. IACR Cryptol. ePrint Arch., p.\u00a0562 (2018). https:\/\/eprint.iacr.org\/2018\/562"},{"key":"9_CR5","doi-asserted-by":"publisher","unstructured":"Barthe, G., et al.: Testing side-channel security of cryptographic implementations against future microarchitectures. In: ACM CCS 2024, pp. 1076\u20131090. ACM (2024). https:\/\/doi.org\/10.1145\/3658644.3670319","DOI":"10.1145\/3658644.3670319"},{"key":"9_CR6","doi-asserted-by":"publisher","unstructured":"Barthe, G., Dupressoir, F., Gr\u00e9goire, B., Kunz, C., Schmidt, B., Strub, P.: Easycrypt: a tutorial. In: FOSAD 2012\/2013 Tutorial Lectures. LNCS, vol.\u00a08604, pp. 146\u2013166. Springer (2013). https:\/\/doi.org\/10.1007\/978-3-319-10082-1_6","DOI":"10.1007\/978-3-319-10082-1_6"},{"key":"9_CR7","doi-asserted-by":"publisher","unstructured":"Basin, D.A., Cremers, C., Dreier, J., Sasse, R.: Tamarin: verification of large-scale, real-world, cryptographic protocols. IEEE S &P 20(3), 24\u201332 (2022). https:\/\/doi.org\/10.1109\/MSEC.2022.3154689","DOI":"10.1109\/MSEC.2022.3154689"},{"key":"9_CR8","doi-asserted-by":"publisher","unstructured":"Bazangani, O., Iooss, A., Buhan, I., Batina, L.: ABBY: automating leakage modelling for side-channel analysis. In: ACM ASIA CCS 2024. ACM (2024). https:\/\/doi.org\/10.1145\/3634737.3637665","DOI":"10.1145\/3634737.3637665"},{"key":"9_CR9","doi-asserted-by":"publisher","unstructured":"Buhan, I., Batina, L., Yarom, Y., Schaumont, P.: SOK: design tools for side-channel-aware implementations. In: ASIA CCS, pp. 756\u2013770 (2022). https:\/\/doi.org\/10.1145\/3488932.3517415","DOI":"10.1145\/3488932.3517415"},{"key":"9_CR10","doi-asserted-by":"publisher","unstructured":"Corre, Y.L., Gro\u00dfsch\u00e4dl, J., Dinu, D.: Micro-architectural power simulator for leakage assessment of cryptographic software on ARM cortex-M3 processors. In: COSADE 2018. LNCS, vol. 10815, pp. 82\u201398. Springer (2018). https:\/\/doi.org\/10.1007\/978-3-319-89641-0_5","DOI":"10.1007\/978-3-319-89641-0_5"},{"key":"9_CR11","doi-asserted-by":"publisher","unstructured":"Daemen, J., Rijmen, V.: The design of Rijndael: AES - the advanced encryption standard. Information Security and Cryptography, Springer (2002). https:\/\/doi.org\/10.1007\/978-3-662-04722-4","DOI":"10.1007\/978-3-662-04722-4"},{"key":"9_CR12","doi-asserted-by":"publisher","unstructured":"F, M.A.K., Ganesan, V., Bodduna, R., Rebeiro, C.: PARAM: A microprocessor hardened for power side-channel attack resistance. In: 2020 IEEE HOST 2020. pp. 23\u201334. IEEE (2020). https:\/\/doi.org\/10.1109\/HOST45689.2020.9300263","DOI":"10.1109\/HOST45689.2020.9300263"},{"key":"9_CR13","unstructured":"Gigerl, B., Hadzic, V., Primas, R., Mangard, S., Bloem, R.: COCO: Co-design and CO-verification of masked software implementations on CPUS. In: USENIX Security 2021, pp. 1469\u20131468. USENIX Association (2021)"},{"key":"9_CR14","unstructured":"Goodwill, G., Jun, J., P.Rohatgi: A testing methodology for side channel resistance validation. NIST non-invasive attack testing workshop (2018)"},{"key":"9_CR15","doi-asserted-by":"publisher","unstructured":"de\u00a0Grandmaison, A., Heydemann, K., Meunier, Q.L.: ARMISTICE: microarchitectural leakage modeling for masked software formal verification. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 41(11), 3733\u20133744 (2022). https:\/\/doi.org\/10.1109\/TCAD.2022.3197507","DOI":"10.1109\/TCAD.2022.3197507"},{"key":"9_CR16","doi-asserted-by":"publisher","unstructured":"Karl, P., Schupp, J., Fritzmann, T., Sigl, G.: Post-quantum signatures on RISC-V with hardware acceleration. ACM TECS 23(2), 30:1\u201330:23 (2024). https:\/\/doi.org\/10.1145\/3579092","DOI":"10.1145\/3579092"},{"key":"9_CR17","unstructured":"Kiaei, P., Liu, Z., Eren, R.K., Yao, Y., Schaumont, P.: SaidoYoki: evaluating side-channel leakage in pre- and post-silicon setting. IACR Cryptol. ePrint Arch., p.\u00a01235 (2021). https:\/\/eprint.iacr.org\/2021\/1235"},{"key":"9_CR18","doi-asserted-by":"publisher","unstructured":"Liu, Q., et al.: FirmGuide: boosting the capability of rehosting embedded Linux kernels through model-guided kernel execution. In: ASE 2021, pp. 792\u2013804. IEEE (2021). https:\/\/doi.org\/10.1109\/ASE51524.2021.9678653","DOI":"10.1109\/ASE51524.2021.9678653"},{"key":"9_CR19","unstructured":"Liu, Z., Schaumont, P.: Root-cause analysis of the side channel leakage from ascon implementations (2023)"},{"key":"9_CR20","doi-asserted-by":"publisher","DOI":"10.1007\/978-0-387-38162-6","volume-title":"Power Analysis Attacks","author":"S Mangard","year":"2007","unstructured":"Mangard, S., Oswald, E., Popp, T.: Power Analysis Attacks. Springer, Boston, MA (2007). https:\/\/doi.org\/10.1007\/978-0-387-38162-6"},{"key":"9_CR21","doi-asserted-by":"publisher","unstructured":"Marshall, B., Page, D., Webb, J.: MIRACLE: micro-architectural leakage evaluation a study of micro-architectural power leakage across many devices. IACR TCHES 2022(1), 175\u2013220 (2022). https:\/\/doi.org\/10.46586\/TCHES.V2022.I1.175-220","DOI":"10.46586\/TCHES.V2022.I1.175-220"},{"key":"9_CR22","unstructured":"McCann, D., Oswald, E., Whitnall, C.: Towards practical tools for side channel aware software engineering: \u2018grey box\u2019 modelling for instruction leakages. In: USENIX Security 2017, pp. 199\u2013216. USENIX Association (2017)"},{"key":"9_CR23","unstructured":"Meyer, L.D., Mulder, E.D., Tunstall, M.: On the effect of the (micro)architecture on the development of side-channel resistant software. IACR Cryptol. ePrint Arch., p.\u00a01297 (2020). https:\/\/eprint.iacr.org\/2020\/1297"},{"key":"9_CR24","doi-asserted-by":"publisher","unstructured":"Miteloudi, K., Bos, J.W., Bronchain, O., Fay, B., Renes, J.: PQ.V.ALU.E: post-quantum RISC-V custom ALU extensions on Dilithium and Kyber. In: CARDIS 2023. LNCS, vol. 14530, pp. 190\u2013209. Springer (2023). https:\/\/doi.org\/10.1007\/978-3-031-54409-5_10","DOI":"10.1007\/978-3-031-54409-5_10"},{"key":"9_CR25","doi-asserted-by":"publisher","unstructured":"Olmos, S.A., Barthe, G., Blatter, L., Gr\u00e9goire, B., Laporte, V.: Preservation of speculative constant-time by compilation. Proc. ACM Program. Lang. 9(POPL), 1293\u20131325 (2025). https:\/\/doi.org\/10.1145\/3704880","DOI":"10.1145\/3704880"},{"key":"9_CR26","doi-asserted-by":"publisher","unstructured":"Olmos, S.A., et al.: High-assurance zeroization. IACR TCHES 2024(1), 375\u2013397 (2024). https:\/\/doi.org\/10.46586\/TCHES.V2024.I1.375-397","DOI":"10.46586\/TCHES.V2024.I1.375-397"},{"key":"9_CR27","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"282","DOI":"10.1007\/978-3-319-64647-3_17","volume-title":"Constructive Side-Channel Analysis and Secure Design","author":"K Papagiannopoulos","year":"2017","unstructured":"Papagiannopoulos, K., Veshchikov, N.: Mind the gap: towards secure 1st-order masking in software. In: Guilley, S. (ed.) COSADE 2017. LNCS, vol. 10348, pp. 282\u2013297. Springer, Cham (2017). https:\/\/doi.org\/10.1007\/978-3-319-64647-3_17"},{"key":"9_CR28","doi-asserted-by":"crossref","unstructured":"Samwel, N., Daemen, J.: DPA on hardware implementations of ascon and keyak. In: Proceedings of the Computing Frontiers Conference, pp. 415\u2013424. ACM (2017)","DOI":"10.1145\/3075564.3079067"},{"key":"9_CR29","doi-asserted-by":"publisher","unstructured":"Sehatbakhsh, N., Yilmaz, B.B., Zajic, A.G., Prvulovic, M.: EMSIM: a microarchitecture-level simulation tool for modeling electromagnetic side-channel signals. In: IEEE HPCA 2020, pp. 71\u201385. IEEE (2020). https:\/\/doi.org\/10.1109\/HPCA47549.2020.00016","DOI":"10.1109\/HPCA47549.2020.00016"},{"key":"9_CR30","doi-asserted-by":"publisher","unstructured":"Shelton, M.A., Chmielewski, L., Samwel, N., Wagner, M., Batina, L., Yarom, Y.: Rosita++: automatic higher-order leakage elimination from cryptographic code. In: ACM CCS 2021, pp. 685\u2013699. ACM (2021). https:\/\/doi.org\/10.1145\/3460120.3485380","DOI":"10.1145\/3460120.3485380"},{"key":"9_CR31","doi-asserted-by":"crossref","unstructured":"Shelton, M.A., Samwel, N., Batina, L., Regazzoni, F., Wagner, M., Yarom, Y.: Rosita: towards automatic elimination of power-analysis leakage in ciphers. In: NDSS 2021. The Internet Society (2021)","DOI":"10.14722\/ndss.2021.23137"},{"key":"9_CR32","doi-asserted-by":"crossref","unstructured":"S\u00f6nmez Turan, M., McKay, K., Chang, D., Kang, J., Kelsey, J.: Ascon-based lightweight cryptography standards for constrained devices: authenticated encryption, hash, and extendable output functions. Tech. rep, NIST (2024)","DOI":"10.6028\/NIST.SP.800-232"},{"key":"9_CR33","doi-asserted-by":"publisher","unstructured":"Stoffelen, K.: Efficient cryptography on the RISC-V architecture. In: Progress in Cryptology - LATINCRYPT 2019. LNCS, vol. 11774, pp. 323\u2013340. Springer (2019). https:\/\/doi.org\/10.1007\/978-3-030-30530-7_16","DOI":"10.1007\/978-3-030-30530-7_16"},{"key":"9_CR34","doi-asserted-by":"publisher","DOI":"10.1016\/J.JISA.2022.103258","volume":"68","author":"V Vouvoutsis","year":"2022","unstructured":"Vouvoutsis, V., Casino, F., Patsakis, C.: On the effectiveness of binary emulation in malware classification. J. Inf. Secur. Appl. 68, 103258 (2022). https:\/\/doi.org\/10.1016\/J.JISA.2022.103258","journal-title":"J. Inf. Secur. Appl."},{"key":"9_CR35","unstructured":"Weissbart, L., Picek, S.: Lightweight but not easy: side-channel analysis of the ascon authenticated cipher on a 32-bit microcontroller. IACR Cryptol. ePrint Arch, p.\u00a01598 (2023). https:\/\/eprint.iacr.org\/2023\/1598"},{"key":"9_CR36","doi-asserted-by":"publisher","unstructured":"Wichelmann, J., Peredy, C., Sieck, F., P\u00e4tschke, A., Eisenbarth, T.: MAMBO-V: dynamic side-channel leakage analysis on RISC-V. In: DIMVA 2023. LNCS, vol. 13959, pp. 3\u201323. Springer (2023). https:\/\/doi.org\/10.1007\/978-3-031-35504-2_1","DOI":"10.1007\/978-3-031-35504-2_1"}],"container-title":["Lecture Notes in Computer Science","Lightweight Cryptography for Security and Privacy"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-15541-2_9","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,27]],"date-time":"2026-02-27T13:13:54Z","timestamp":1772198034000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-15541-2_9"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032155405","9783032155412"],"references-count":36,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-15541-2_9","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"31 January 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"LightSec","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Lightweight Cryptography for Security and Privacy","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Istanbul","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"T\u00fcrkiye","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"1 September 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"3 September 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"6","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"lightsec2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/www.encrypt-on.com\/activities\/conferences\/lightsec-2025\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}