{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T05:10:32Z","timestamp":1771477832796,"version":"3.50.1"},"publisher-location":"Cham","reference-count":9,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032171733","type":"print"},{"value":"9783032171740","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-17174-0_22","type":"book-chapter","created":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T04:38:10Z","timestamp":1771475890000},"page":"161-168","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Implementing the\u00a0RISC-V Debug Specification on\u00a0an\u00a0Interleaved Multi-Threading Core"],"prefix":"10.1007","author":[{"given":"Andrea","family":"Marcelli","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Pisani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marco","family":"Angioli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rocco","family":"Martino","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Antonio","family":"Mastrandrea","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mauro","family":"Olivieri","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,2,20]]},"reference":[{"key":"22_CR1","unstructured":"Tim Newsome and Megan Wachs: RISC-V External Debug Support. RISC-V Foundation (2019). https:\/\/riscv.org\/wp-content\/uploads\/2019\/03\/riscv-debug-release.pdf"},{"key":"22_CR2","doi-asserted-by":"crossref","unstructured":"Gautschi, M., et al.: Near-threshold risc-v core with dsp extensions for scalable iot endpoint devices. IEEE Trans. Very Large Scale Integration (VLSI) Syst. 25(10), 2700\u20132713 (2017)","DOI":"10.1109\/TVLSI.2017.2654506"},{"key":"22_CR3","unstructured":"Balkind, J., et al.: Openpiton+ ariane: the first open-source, smp linux-booting risc-v system scaling from one to many cores. In: Workshop on Computer Architecture Research with RISC-V (CARRV), pp. 1\u20136 (2019)"},{"key":"22_CR4","doi-asserted-by":"crossref","unstructured":"Cheikh, A., Cerutti, G., Mastrandrea, A., Menichelli, F., Olivieri, M.: The microarchitecture of a multi-threaded risc-v compliant processing core family for IoT end-nodes. In: International Conference on Applications in Electronics Pervading Industry, Environment and Society, pp. 89\u201397. Springer (2017)","DOI":"10.1007\/978-3-319-93082-4_12"},{"key":"22_CR5","doi-asserted-by":"publisher","first-page":"30495","DOI":"10.1109\/ACCESS.2024.3366806","volume":"12","author":"F Vigli","year":"2024","unstructured":"Vigli, F., Barbirotta, M., Cheikh, A., Menichelli, F., Mastrandrea, A., Olivieri, M.: A risc-v fault-tolerant soft-processor based on full\/partial heterogeneous dual-core protection. IEEE Access 12, 30495\u201330506 (2024)","journal-title":"IEEE Access"},{"key":"22_CR6","doi-asserted-by":"publisher","first-page":"95720","DOI":"10.1109\/ACCESS.2024.3425579","volume":"12","author":"M Barbirotta","year":"2024","unstructured":"Barbirotta, M., Menichelli, F., Cheikh, A., Mastrandrea, A., Angioli, M., Olivieri, M.: Dynamic triple modular redundancy in interleaved hardware threads: an alternative solution to lockstep multi-cores for fault-tolerant systems. IEEE Access 12, 95720\u201395735 (2024)","journal-title":"IEEE Access"},{"key":"22_CR7","unstructured":"Traber, A., et al.: Pulpino: a small single-core risc-v soc. In: 3rd RISCV Workshop, p.\u00a015 (2016)"},{"key":"22_CR8","doi-asserted-by":"crossref","unstructured":"Schiavone, P.D., Rossi, D., Pullini, A., Di\u00a0Mauro, A., Conti, F., Benini, L.: Quentin: an ultra-low-power pulpissimo SOC in 22nm FDX. In: 2018 IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (S3S), pp. 1\u20133 (2018)","DOI":"10.1109\/S3S.2018.8640145"},{"key":"22_CR9","unstructured":"PULP: Risc-v debug support. https:\/\/github.com\/pulp-platform\/riscv-dbg"}],"container-title":["Lecture Notes in Electrical Engineering","Applications in Electronics Pervading Industry, Environment and Society"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-17174-0_22","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T04:38:12Z","timestamp":1771475892000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-17174-0_22"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032171733","9783032171740"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-17174-0_22","relation":{},"ISSN":["1876-1100","1876-1119"],"issn-type":[{"value":"1876-1100","type":"print"},{"value":"1876-1119","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"20 February 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"ApplePies","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Conference on Applications in Electronics Pervading Industry, Environment and Society","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Turin","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2025","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"11 September 2025","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"12 September 2025","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"applepies2025","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/applepies.unige.it\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}