{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,5,21]],"date-time":"2026-05-21T00:09:03Z","timestamp":1779322143792,"version":"3.51.4"},"publisher-location":"Cham","reference-count":19,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032238702","type":"print"},{"value":"9783032238719","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-23871-9_14","type":"book-chapter","created":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T23:53:33Z","timestamp":1779321213000},"page":"171-183","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Fault Injection Attacks in\u00a0On-Chip Interconnects: A Comparative Study of\u00a0Wishbone, AXI-Lite, and\u00a0AXI"],"prefix":"10.1007","author":[{"given":"Hongwei","family":"Zhao","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Vianney","family":"Lap\u00f4tre","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guy","family":"Gogniat","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","published-online":{"date-parts":[[2026,5,1]]},"reference":[{"key":"14_CR1","unstructured":"Arm Limited: AMBA AXI and ACE protocol specification, ARM IHI 0022E. Arm (2013). https:\/\/documentation-service.arm.com\/static\/5f915b62f86e16515cdc3b1c"},{"key":"14_CR2","unstructured":"Arm Limited: AMBA AXI4-Lite Interface (subset of AXI4). Arm (2013). https:\/\/documentation-service.arm.com\/static\/5f915b62f86e16515cdc3b1c. In: AMBA AXI and ACE Protocol Specification, ARM IHI 0022E"},{"key":"14_CR3","doi-asserted-by":"crossref","unstructured":"Boulifa, R., Di\u00a0Natale, G., Maistri, P.: Countermeasures against fault injection attacks in processors: a review. Information (2078-2489) 16(4) (2025)","DOI":"10.3390\/info16040293"},{"key":"14_CR4","doi-asserted-by":"publisher","unstructured":"Colombier, B., et al.: Multi-spot laser fault injection setup: new possibilities for fault injection attacks. In: International Conference on Smart Card Research and Advanced Applications, pp. 151\u2013166. Springer (2021). https:\/\/doi.org\/10.1007\/978-3-030-97348-3_9","DOI":"10.1007\/978-3-030-97348-3_9"},{"key":"14_CR5","doi-asserted-by":"publisher","unstructured":"Dureuil, L., Petiot, G., Potet, M.L., Le, T.H., Crohen, A., de\u00a0Choudens, P.: FISSC: a fault injection and simulation secure collection. In: Computer Safety, Reliability, and Security: 35th International Conference, SAFECOMP 2016, Trondheim, Norway, 21-23 September 2016, Proceedings 35. pp. 3\u201311. Springer (2016). https:\/\/doi.org\/10.1007\/978-3-319-45477-1_1","DOI":"10.1007\/978-3-319-45477-1_1"},{"key":"14_CR6","unstructured":"Kermarrec, F., Bourdeauducq, S., Lann, J.C.L., Badier, H.: LITEX: an open-source soc builder and library based on MIGEN python DSL. arXiv preprint arXiv:2005.02506 (2020)"},{"key":"14_CR7","doi-asserted-by":"publisher","unstructured":"Kiaei, P., Mercadier, D., Dagand, P.E., Heydemann, K., Schaumont, P.: Custom instruction support for modular defense against side-channel and fault attacks. In: International Workshop on Constructive Side-Channel Analysis and Secure Design, pp. 221\u2013253. Springer (2020). https:\/\/doi.org\/10.1007\/978-3-030-68773-1_11","DOI":"10.1007\/978-3-030-68773-1_11"},{"key":"14_CR8","doi-asserted-by":"crossref","unstructured":"Mishra, N., Chakraborty, A., Mukhopadhyay, D.: Faults in our bus: Novel bus fault attack to break arm trustzone. In: Network and Distributed System Security Symposium (2024)","DOI":"10.14722\/ndss.2024.24499"},{"key":"14_CR9","doi-asserted-by":"publisher","unstructured":"Moro, N., Dehbaoui, A., Heydemann, K., Robisson, B., Encrenaz, E.: Electromagnetic fault injection: towards a fault model on a 32-bit microcontroller. In: 2013 Workshop on Fault Diagnosis and Tolerance in Cryptography, pp. 77\u201388 (2013). https:\/\/doi.org\/10.1109\/FDTC.2013.9","DOI":"10.1109\/FDTC.2013.9"},{"key":"14_CR10","doi-asserted-by":"publisher","unstructured":"Murdock, K., Oswald, D., Garcia, F.D., Van\u00a0Bulck, J., Gruss, D., Piessens, F.: PlunderVolt: software-based fault injection attacks against intel SGX. In: 2020 IEEE Symposium on Security and Privacy (SP), pp. 1466\u20131482 (2020). https:\/\/doi.org\/10.1109\/SP40000.2020.00057","DOI":"10.1109\/SP40000.2020.00057"},{"key":"14_CR11","unstructured":"OpenCores Organization: WISHBONE System-on-Chip (SoC) interconnection architecture for portable IP cores, Rev.\u00a0B.3. OpenCores (2002). https:\/\/cdn.opencores.org\/downloads\/wbspec_b3.pdf"},{"key":"14_CR12","unstructured":"Papon, C.: VEXRISCV: a modular RISC-V CPU generator (2018). https:\/\/github.com\/SpinalHDL\/VexRiscv. Accessed 1 Apr 2025"},{"key":"14_CR13","doi-asserted-by":"crossref","unstructured":"Pensec, W., Lap\u00f4tre, V., Gogniat, G.: Scripting the unpredictable: automate fault injection in RTL simulation for vulnerability assessment. In: 2024 27th Euromicro Conference on Digital System Design (DSD), pp. 369\u2013376. IEEE (2024)","DOI":"10.1109\/DSD64264.2024.00056"},{"key":"14_CR14","doi-asserted-by":"publisher","unstructured":"Sakamoto, J., Hayashi, S., Fujimoto, D., Matsumoto, T.: How to code data integrity verification secure against single-spot-laser-induced instruction manipulation attacks. In: 2020 IEEE\/ACS 17th International Conference on Computer Systems and Applications (AICCSA), pp.\u00a01\u20138 (2020). https:\/\/doi.org\/10.1109\/AICCSA50499.2020.9316521","DOI":"10.1109\/AICCSA50499.2020.9316521"},{"key":"14_CR15","doi-asserted-by":"publisher","unstructured":"Schilling, R., Nasahl, P., Mangard, S.: FIPAC: Thwarting fault-and software-induced control-flow attacks with arm pointer authentication. In: International Workshop on Constructive Side-Channel Analysis and Secure Design, pp. 100\u2013124. Springer (2022). https:\/\/doi.org\/10.1007\/978-3-030-99766-3_5","DOI":"10.1007\/978-3-030-99766-3_5"},{"key":"14_CR16","doi-asserted-by":"publisher","unstructured":"Schilling, R., Werner, M., Nasahl, P., Mangard, S.: Pointing in the right direction - securing memory accesses in a faulty world. In: Proceedings of the 34th Annual Computer Security Applications Conference, pp. 595\u2013604 (2018). https:\/\/doi.org\/10.1145\/3274694.3274728","DOI":"10.1145\/3274694.3274728"},{"key":"14_CR17","doi-asserted-by":"publisher","unstructured":"Timmers, N., Spruyt, A., Witteman, M.: Controlling PC on arm using fault injection. In: 2016 Workshop on Fault Diagnosis and Tolerance in Cryptography (FDTC), pp. 25\u201335 (2016). https:\/\/doi.org\/10.1109\/FDTC.2016.18","DOI":"10.1109\/FDTC.2016.18"},{"key":"14_CR18","doi-asserted-by":"publisher","unstructured":"Werner, M., Schilling, R., Unterluggauer, T., Mangard, S.: Protecting RISC-V processors against physical attacks. In: 2019 Design, Automation and Test in Europe Conference and Exhibition (DATE), pp. 1136\u20131141 (2019). https:\/\/doi.org\/10.23919\/DATE.2019.8714811","DOI":"10.23919\/DATE.2019.8714811"},{"key":"14_CR19","doi-asserted-by":"crossref","unstructured":"Zhao, H., Lapotre, V., Gogniat, G.: Communication architecture under siege: an in-depth analysis of fault attack vulnerabilities and countermeasures. In: 2024 IEEE International Conference on Cyber Security and Resilience (CSR), pp. 890\u2013896. IEEE (2024)","DOI":"10.1109\/CSR61664.2024.10679464"}],"container-title":["Lecture Notes in Computer Science","Design and Architecture for Signal and Image Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-23871-9_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,5,20]],"date-time":"2026-05-20T23:53:36Z","timestamp":1779321216000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-23871-9_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032238702","9783032238719"],"references-count":19,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-23871-9_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"1 May 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"DASIP","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Workshop on Design and Architectures for Signal and Image Processing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Krakow","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Poland","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"26 January 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"28 January 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"19","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"dasip2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/dasip-2026.github.io\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}