{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T16:04:14Z","timestamp":1781193854383,"version":"3.54.1"},"publisher-location":"Cham","reference-count":31,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032280787","type":"print"},{"value":"9783032280794","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,1,1]],"date-time":"2026-01-01T00:00:00Z","timestamp":1767225600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2026]]},"DOI":"10.1007\/978-3-032-28079-4_11","type":"book-chapter","created":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:32:34Z","timestamp":1781191954000},"page":"240-260","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Multicore Scheduling for\u00a0Large Safety-Critical Applications: Beyond Single-Core Equivalence"],"prefix":"10.1007","author":[{"given":"Peter Csaba","family":"\u00d6lveczky","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jos\u00e9","family":"Meseguer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,12]]},"reference":[{"key":"11_CR1","unstructured":"Discover DO-178C guidance. https:\/\/www.do178.org\/"},{"key":"11_CR2","unstructured":"AC 20-193: Use of multi-core processors. Federal Aviation Administration, https:\/\/www.faa.gov\/documentLibrary\/media\/Advisory_Circular\/AC_20-193.pdf (2024)"},{"key":"11_CR3","unstructured":"AMC 20-193: Use of multi-core processors. pp. 661-675 of EASA\u2019s General Acceptable Means of Compliance for Airworthiness of Products, Parts and Appliances (AMC-20), https:\/\/www.easa.europa.eu\/downloads\/134971\/en (2022)"},{"key":"11_CR4","doi-asserted-by":"crossref","unstructured":"Anderson, J.H., Calandrino, J.M., Devi, U.C.: Real-time scheduling on multicore platforms. In: 12th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2006). pp. 179\u2013190. IEEE Computer Society (2006)","DOI":"10.1109\/RTAS.2006.35"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Bae, K., Olarte, C., \u00d6lveczky, P.C.: Modeling and analyzing real-time systems in rewriting logic. In: Meseguer, J., Varela, C.A., Venkatasubramanian, N. (eds.) Concurrent Programming, Open Systems and Formal Methods: Essays Dedicated to Gul Agha to Celebrate His Scientific Career. Lecture Notes in Computer Science, vol. 16120, pp. 494\u2013535. Springer Nature Switzerland (2026)","DOI":"10.1007\/978-3-032-05291-9_21"},{"key":"11_CR6","doi-asserted-by":"crossref","unstructured":"Brandenburg, B.B., Anderson, J.H.: A comparison of the M-PCP, D-PCP, and FMLPon LITMUSRT. In: Principles of Distributed Systems (OPODIS 2008). LNCS, vol.\u00a05401, pp. 105\u2013124. Springer (2008)","DOI":"10.1007\/978-3-540-92221-6_9"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Chen, J.J., Nelissen, G., Huang, W.H., Yang, M., Brandenburg, B., Bletsas, K., Liu, C., Richard, P., Ridouard, F., Audsley, N., Rajkumar, R., Niz, D., Br\u00fcggen, G.: Many suspensions, many problems: a review of self-suspending tasks in real-time systems. Real-Time Systems 55(1), 144\u2013207 (Jan 2019)","DOI":"10.1007\/s11241-018-9316-9"},{"key":"11_CR8","unstructured":"Clavel, M., Dur\u00e1n, F., Eker, S., Lincoln, P., Mart\u00ed-Oliet, N., Meseguer, J., Talcott, C.L.: All About Maude \u2013 A High-Performance Logical Framework, LNCS, vol. 4350. Springer (2007)"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Hang, C., Manolios, P., Papavasileiou, V.: Synthesizing cyber-physical architectural models with real-time constraints. In: Proc. Computer Aided Verification (CAV\u201911). pp. 441\u2013456. Lecture Notes in Computer Science, Springer (2011)","DOI":"10.1007\/978-3-642-22110-1_35"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Kim, H.,Wang, S., Rajkumar, R.: vMPCP: A synchronization framework for multicore virtual machines. In: IEEE Real-Time Systems Symposium (RTSS 2014). pp. 86\u201395. IEEE Computer Society (2014)","DOI":"10.1109\/RTSS.2014.11"},{"key":"11_CR11","doi-asserted-by":"crossref","unstructured":"Kim, J., Yoon, M., Bradford, R.M., Sha, L.: Integrated modular avionics (IMA) partition scheduling with conflict-free I\/O for multicore avionics systems. In: IEEE 38th Annual Computer Software and Applications Conference, (COMPSAC 2014). pp. 321\u2013331. IEEE Computer Society (2014)","DOI":"10.1109\/COMPSAC.2014.54"},{"key":"11_CR12","doi-asserted-by":"crossref","unstructured":"Liu, C.L., Layland, J.W.: Scheduling algorithms for multiprogramming in a hard-real-time environment. J. ACM 20(1), 46\u201361 (1973)","DOI":"10.1145\/321738.321743"},{"key":"11_CR13","doi-asserted-by":"crossref","unstructured":"Mancuso, R., Dudko, R., Betti, E., Cesati, M., Caccamo, M., Pellizzoni, R.: Realtime cache management framework for multi-core architectures. In: 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2013). pp. 45\u201354. IEEE Computer Society (2013)","DOI":"10.1109\/RTAS.2013.6531078"},{"key":"11_CR14","doi-asserted-by":"crossref","unstructured":"Mancuso, R., Pellizzoni, R., Caccamo, M., Sha, L., Yun, H.: WCET(m) estimation in multi-core systems using single core equivalence. In: 27th Euromicro Conference on Real-Time Systems, ECRTS 2015. IEEE (2015)","DOI":"10.1109\/ECRTS.2015.23"},{"key":"11_CR15","doi-asserted-by":"crossref","unstructured":"Meseguer, J.: Conditional rewriting logic as a unified model of concurrency. Theor. Comput. Sci. 96(1), 73\u2013155 (1992)","DOI":"10.1016\/0304-3975(92)90182-F"},{"key":"11_CR16","doi-asserted-by":"crossref","unstructured":"\u00d6lveczky, P.C.: Real-Time Maude and its applications. In: Rewriting Logic and Its Applications (WRLA 2014). LNCS, vol. 8663, pp. 42\u201379. Springer (2014)","DOI":"10.1007\/978-3-319-12904-4_3"},{"key":"11_CR17","doi-asserted-by":"crossref","unstructured":"\u00d6lveczky, P.C., Caccamo, M.: Formal simulation and analysis of the CASH scheduling algorithm in Real-Time Maude. In: Fundamental Approaches to Software Engineering (FASE 2006). LNCS, vol. 3922, pp. 357\u2013372. Springer (2006)","DOI":"10.1007\/11693017_26"},{"key":"11_CR18","doi-asserted-by":"crossref","unstructured":"\u00d6lveczky, P.C., Meseguer, J.: Specification of real-time and hybrid systems in rewriting logic. Theor. Comput. Sci. 285(2), 359\u2013405 (2002)","DOI":"10.1016\/S0304-3975(01)00363-2"},{"key":"11_CR19","doi-asserted-by":"crossref","unstructured":"\u00d6lveczky, P.C., Meseguer, J.: The Real-Time Maude tool. In: Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2008). LNCS, vol. 4963, pp. 332\u2013336. Springer (2008)","DOI":"10.1007\/978-3-540-78800-3_23"},{"key":"11_CR20","doi-asserted-by":"crossref","unstructured":"\u00d6lveczky, P.C., Prabhakar, P., Liu, X.: Formal modeling and analysis of real-time resource-sharing protocols in Real-Time Maude. In: 2008 IEEE International Symposium on Parallel and Distributed Processing. pp.\u00a01\u20138 (2008)","DOI":"10.1109\/IPDPS.2008.4536574"},{"key":"11_CR21","doi-asserted-by":"crossref","unstructured":"Rahman, M.M.: Process synchronization in multiprocessor and multi-core processor. In: 2012 International Conference on Informatics, Electronics & Vision (ICIEV). pp. 554\u2013559 (2012)","DOI":"10.1109\/ICIEV.2012.6317471"},{"key":"11_CR22","doi-asserted-by":"crossref","unstructured":"Rajkumar, R.: Real-time synchronization protocols for shared memory multiprocessors. In: 10th International Conference on Distributed Computing Systems. pp. 116\u2013123 (1990)","DOI":"10.1109\/ICDCS.1990.89257"},{"key":"11_CR23","unstructured":"Rushby, J.: Partitioning in avionics architectures: Requirements, mechanisms, and assurance. Tech. Rep. DOT\/FAA\/AR-99\/58 and NASA\/CR-1999-209347, Office of Aviation Research, Washington, D.C., and NASA Langley Research Center, Hampton, VA (2000), https:\/\/www.tc.faa.gov\/its\/worldpac\/techrpt\/ar99-58.pdf"},{"key":"11_CR24","doi-asserted-by":"crossref","unstructured":"Sha, L., Rajkumar, R., Lehoczky, J.: Priority inheritance protocols: an approach to real-time synchronization. IEEE Transactions on Computers 39(9), 1175\u20131185 (1990)","DOI":"10.1109\/12.57058"},{"key":"11_CR25","doi-asserted-by":"crossref","unstructured":"Sha, L., Caccamo, M., Mancuso, R., Kim, J., Yoon, M., Pellizzoni, R., Yun, H., Kegley, R., Perlman, D.R., Arundale, G., Bradford, R.M.: Real-time computing on multicore processors. IEEE Computer 49(9), 69\u201377 (2016), longer version: https:\/\/hdl.handle.net\/2142\/55672","DOI":"10.1109\/MC.2016.271"},{"key":"11_CR26","doi-asserted-by":"crossref","unstructured":"Sha, L., Rajkumar, R., Sathaye, S.S.: Generalized rate-monotonic scheduling theory: a framework for developing real-time systems. Proc. IEEE 82(1), 68\u201382 (1994)","DOI":"10.1109\/5.259427"},{"key":"11_CR27","doi-asserted-by":"crossref","unstructured":"Sun, B., Roy, D., Kloda, T., Bastoni, A., Pellizzoni, R., Caccamo, M.: Cooptimizing cache partitioning and multi-core task scheduling: Exploit cache sensitivity or not? In: IEEE Real-Time Systems Symposium, RTSS 2023. pp. 224\u2013236 IEEE (2023)IEEE (2023)","DOI":"10.1109\/RTSS59052.2023.00028"},{"key":"11_CR28","doi-asserted-by":"crossref","unstructured":"Wu, J., Hong, X.: Energy-efficient task scheduling and synchronization for multicore real-time systems. In: 2017 IEEE 3rd International Conference on Big Data Security on Cloud (BigDataSecurity), IEEE International Conference on High Performance and Smart Computing, (HPSC) and IEEE International Conference on Intelligent Data and Security (IDS), 2017. pp. 179\u2013184. IEEE (2017)","DOI":"10.1109\/BigDataSecurity.2017.37"},{"key":"11_CR29","doi-asserted-by":"crossref","unstructured":"Xu, M., Phan, L.T.X., Choi, H.Y., Lin, Y., Li, H., Lu, C., Lee, I.: Holistic resource allocation for multicore real-time systems. In: 2019 IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS). pp. 345\u2013356 (2019)","DOI":"10.1109\/RTAS.2019.00036"},{"key":"11_CR30","doi-asserted-by":"crossref","unstructured":"Yun, H., Mancuso, R., Wu, Z.P., Pellizzoni, R.: PALLOC: DRAM bank-aware memory allocator for performance isolation on multicore platforms. In: 20th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2014). pp. 155\u2013166. IEEE Computer Society (2014)","DOI":"10.1109\/RTAS.2014.6925999"},{"key":"11_CR31","doi-asserted-by":"crossref","unstructured":"Yun, H., Yao, G., Pellizzoni, R., Caccamo, M., Sha, L.: MemGuard: Memory bandwidth reservation system for efficient performance isolation in multi-core platforms. In: 19th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS 2013). pp. 55\u201364. IEEE Computer Society (2013)","DOI":"10.1109\/RTAS.2013.6531079"}],"container-title":["Lecture Notes in Computer Science","NASA Formal Methods"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-28079-4_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,11]],"date-time":"2026-06-11T15:32:43Z","timestamp":1781191963000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-28079-4_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026]]},"ISBN":["9783032280787","9783032280794"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-28079-4_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026]]},"assertion":[{"value":"12 June 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"NFM","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"NASA Formal Methods Symposium","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Los Angeles, CA","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"USA","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"5 May 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"7 May 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"18","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"nfm2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/nfm2026.github.io\/","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}