{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T15:47:02Z","timestamp":1782748022906,"version":"3.54.5"},"publisher-location":"Cham","reference-count":42,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032293640","type":"print"},{"value":"9783032293657","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T00:00:00Z","timestamp":1782777600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T00:00:00Z","timestamp":1782777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2027]]},"DOI":"10.1007\/978-3-032-29365-7_14","type":"book-chapter","created":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T15:25:43Z","timestamp":1782746743000},"page":"219-237","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["Learning Based Presilicon Estimation of\u00a0Design Area from\u00a0Early EDA Metrics"],"prefix":"10.1007","author":[{"ORCID":"https:\/\/orcid.org\/0009-0009-1183-2287","authenticated-orcid":false,"given":"Tarun","family":"Kholay","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0009-0000-9213-4468","authenticated-orcid":false,"given":"Anup Ashok","family":"Kedilaya","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0003-2547-4424","authenticated-orcid":false,"given":"Aman","family":"Arora","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-0258-6776","authenticated-orcid":false,"given":"Jaydeep P.","family":"Kulkarni","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"ORCID":"https:\/\/orcid.org\/0000-0002-8747-5214","authenticated-orcid":false,"given":"Lizy K.","family":"John","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,30]]},"reference":[{"key":"14_CR1","unstructured":"AMD Xilinx: 7 series dsp48e1 slice user guide (ug479) (2018). https:\/\/www.xilinx.com\/support\/documentation\/user_guides\/ug479_7Series_D- SP48E1.pdf"},{"key":"14_CR2","unstructured":"AMD Xilinx: 7 series fpgas data sheet: Overview (virtex-7, kintex-7, artix-7) (2018). https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds180_7Series_O- verview.pdf"},{"key":"14_CR3","unstructured":"AMD Xilinx: Ultrascale architecture and product data sheet (2019). https:\/\/www.xilinx.com\/support\/documentation\/data_sheets\/ds890-ultrascale-overview.pdf"},{"key":"14_CR4","unstructured":"AMD Xilinx: Versal dsp58 architecture (2023). https:\/\/docs.amd.com\/r\/en-US\/am004-versal-dsp-engine\/DSP58-Architecture"},{"key":"14_CR5","unstructured":"AMD Xilinx: Vitis high-level synthesis (hls) (2023). https:\/\/www.xilinx.com\/products\/design-tools\/vitis\/vitis-hls.html"},{"key":"14_CR6","unstructured":"Bacellar, A.T.L., et al.: Differentiable weightless neural networks. In: Salakhutdinov, R., et al. (eds.) Proceedings of the 41st International Conference on Machine Learning. Proceedings of Machine Learning Research, vol.\u00a0235, pp. 2277\u20132295. PMLR (2024). https:\/\/proceedings.mlr.press\/v235\/bacellar24a.html"},{"key":"14_CR7","doi-asserted-by":"publisher","unstructured":"Boutros, A., Nurvitadhi, E., Betz, V.: Specializing for efficiency: Customizing ai inference processors on fpgas. In: 2021 International Conference on Microelectronics (ICM), pp. 62\u201365 (2021). https:\/\/doi.org\/10.1109\/ICM52667.2021.9664938","DOI":"10.1109\/ICM52667.2021.9664938"},{"key":"14_CR8","doi-asserted-by":"publisher","unstructured":"Boutros, A., Yazdanshenas, S., Betz, V.: Embracing diversity: Enhanced dsp blocks for low-precision deep learning on fpgas. In: 2018 28th International Conference on Field Programmable Logic and Applications (FPL), pp. 35\u2013357 (2018). https:\/\/doi.org\/10.1109\/FPL.2018.00014","DOI":"10.1109\/FPL.2018.00014"},{"key":"14_CR9","doi-asserted-by":"crossref","unstructured":"Boutros, A., Yazdanshenas, S., Betz, V.: You cannot improve what you do not measure: Fpga vs. asic efficiency gaps for convolutional neural network inference 11(3) (2018). https:\/\/doi.org\/10.1145\/3242898","DOI":"10.1145\/3242898"},{"issue":"4","key":"14_CR10","doi-asserted-by":"publisher","first-page":"1","DOI":"10.1145\/3530775","volume":"15","author":"J Cong","year":"2022","unstructured":"Cong, J., et al.: Fpga hls today: Successes, challenges, and opportunities. ACM Trans. Reconfigurable Technol. Syst. 15(4), 1\u201342 (2022)","journal-title":"ACM Trans. Reconfigurable Technol. Syst."},{"issue":"4","key":"14_CR11","doi-asserted-by":"publisher","first-page":"473","DOI":"10.1109\/TCAD.2011.2110592","volume":"30","author":"J Cong","year":"2011","unstructured":"Cong, J., Liu, B., Neuendorffer, S., Noguera, J., Vissers, K., Zhang, Z.: High-level synthesis for fpgas: From prototyping to deployment. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 30(4), 473\u2013491 (2011). https:\/\/doi.org\/10.1109\/TCAD.2011.2110592","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"14_CR12","doi-asserted-by":"publisher","unstructured":"Dai, S., Zhou, Y., Zhang, H., Ustun, E., Young, E.F., Zhang, Z.: Fast and accurate estimation of quality of results in high-level synthesis with machine learning. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 129\u2013132 (2018). https:\/\/doi.org\/10.1109\/FCCM.2018.00029","DOI":"10.1109\/FCCM.2018.00029"},{"key":"14_CR13","doi-asserted-by":"publisher","unstructured":"Dai, S., Zhou, Y., Zhang, H., Ustun, E., Young, E.F., Zhang, Z.: Fast and accurate estimation of quality of results in high-level synthesis with machine learning. In: 2018 IEEE 26th Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 129\u2013132 (2018). https:\/\/doi.org\/10.1109\/FCCM.2018.00029","DOI":"10.1109\/FCCM.2018.00029"},{"key":"14_CR14","doi-asserted-by":"crossref","unstructured":"Ding, Z., Sohrabizadeh, A., Li, W., Qin, Z., Sun, Y., Cong, J.: Efficient Task Transfer for HLS DSE. Association for Computing Machinery, New York, NY, USA (2025). https:\/\/doi.org\/10.1145\/3676536.3676723","DOI":"10.1145\/3676536.3676723"},{"key":"14_CR15","doi-asserted-by":"crossref","unstructured":"Du, Y., Hu, Y., Zhou, Z., Zhang, Z.: High-performance sparse linear algebra on hbm-equipped fpgas using hls: A case study on spmv. Association for Computing Machinery, New York, NY, USA (2022). https:\/\/doi.org\/10.1145\/3490422.3502368","DOI":"10.1145\/3490422.3502368"},{"key":"14_CR16","unstructured":"Google, SkyWater Technology Foundry: SkyWater Open Source PDK. https:\/\/github.com\/google\/skywater-pdk, Accessed 30 Sep 2025"},{"key":"14_CR17","doi-asserted-by":"publisher","unstructured":"Goswami, P., Shahshahani, M., Bhatia, D.: Mlsbench: A benchmark set for machine learning based fpga hls design flows. In: 2022 IEEE 13th Latin America Symposium on Circuits and System (LASCAS), pp.\u00a01\u20134 (2022). https:\/\/doi.org\/10.1109\/LASCAS53948.2022.9789084","DOI":"10.1109\/LASCAS53948.2022.9789084"},{"key":"14_CR18","doi-asserted-by":"crossref","unstructured":"Guo, L., et al.: Rapidstream: Parallel physical implementation of fpga hls designs. Association for Computing Machinery, New York, NY, USA (2022). https:\/\/doi.org\/10.1145\/3490422.3502361","DOI":"10.1145\/3490422.3502361"},{"key":"14_CR19","unstructured":"Intel: Stratix v device handbook (2018). https:\/\/www.intel.com\/content\/www\/us\/ en\/docs\/programmable\/683665"},{"key":"14_CR20","doi-asserted-by":"publisher","unstructured":"Kwon, J., Carloni, L.P.: Transfer learning for design-space exploration with high-level synthesis. In: 2020 ACM\/IEEE 2nd Workshop on Machine Learning for CAD (MLCAD), pp. 163\u2013168 (2020). https:\/\/doi.org\/10.1145\/3380446.3430636","DOI":"10.1145\/3380446.3430636"},{"key":"14_CR21","doi-asserted-by":"publisher","first-page":"28574","DOI":"10.1109\/ACCESS.2025.3540320","volume":"13","author":"S Lahti","year":"2025","unstructured":"Lahti, S., H\u00e4m\u00e4l\u00e4inen, T.D.: High-level synthesis for fpgas\u2014a hardware engineer\u2019s perspective. IEEE Access 13, 28574\u201328593 (2025). https:\/\/doi.org\/10.1109\/ACCESS.2025.3540320","journal-title":"IEEE Access"},{"issue":"5","key":"14_CR22","doi-asserted-by":"publisher","first-page":"898","DOI":"10.1109\/TCAD.2018.2834439","volume":"38","author":"S Lahti","year":"2019","unstructured":"Lahti, S., Sj\u00f6vall, P., Vanne, J., H\u00e4m\u00e4l\u00e4inen, T.D.: Are we there yet? a study on the state of high-level synthesis. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 38(5), 898\u2013911 (2019). https:\/\/doi.org\/10.1109\/TCAD.2018.2834439","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"14_CR23","doi-asserted-by":"crossref","unstructured":"Lai, Y.H., et al.: Susy: A programming model for productive construction of high-performance systolic arrays on fpgas. In: 2020 IEEE\/ACM International Conference On Computer Aided Design (ICCAD), pp.\u00a01\u20139 (2020)","DOI":"10.1145\/3400302.3415644"},{"key":"14_CR24","unstructured":"Lattice Semiconductor: ice40 ultraplus family data sheet (2019). https:\/\/www.latticesemi.com\/-\/media\/LatticeSemi\/Documents\/DataSheets\/iCE\/iCE40-UltraPlus-Family-Data-Sheet.pdf"},{"key":"14_CR25","unstructured":"Lattice Semiconductor: Lattice ecp5 family data sheet (2020). https:\/\/www.latticesemi.com\/-\/media\/LatticeSemi\/Documents\/DataSheets\/ECP- 5\/FPGA-DS-02012.pdf"},{"key":"14_CR26","doi-asserted-by":"crossref","unstructured":"Lau, J., Sivaraman, A., Zhang, Q., Gulzar, M.A., Cong, J., Kim, M.: Heterorefactor: refactoring for heterogeneous computing with fpga. Association for Computing Machinery, New York, NY, USA (2020). https:\/\/doi.org\/10.1145\/3377811.3380340","DOI":"10.1145\/3377811.3380340"},{"key":"14_CR27","doi-asserted-by":"crossref","unstructured":"Lin, Z., Yuan, Z., Zhao, J., Zhang, W., Wang, H., Tian, Y.: Powergear: Early-stage power estimation in FPGA HLS via heterogeneous edge-centric gnns. CoRR (2022)","DOI":"10.23919\/DATE54114.2022.9774682"},{"key":"14_CR28","doi-asserted-by":"publisher","unstructured":"Lin, Z., Zhao, J., Sinha, S., Zhang, W.: Hl-pow: A learning-based power modeling framework for high-level synthesis. In: 2020 25th Asia and South Pacific Design Automation Conference (ASP-DAC), pp. 574\u2013580 (2020). https:\/\/doi.org\/10.1109\/ASP-DAC47756.2020.9045442","DOI":"10.1109\/ASP-DAC47756.2020.9045442"},{"key":"14_CR29","doi-asserted-by":"crossref","unstructured":"Makrani, H.M., Sayadi, H., Mohsenin, T., Rafatirad, S., Sasan, A., Homayoun, H.: Xppe: cross-platform performance estimation of hardware accelerators using machine learning. Association for Computing Machinery, New York, NY, USA (2019). https:\/\/doi.org\/10.1145\/3287624.3288756","DOI":"10.1145\/3287624.3288756"},{"issue":"3","key":"14_CR30","doi-asserted-by":"publisher","first-page":"2009","DOI":"10.1007\/s00180-020-00999-9","volume":"36","author":"BG Marcot","year":"2020","unstructured":"Marcot, B.G., Hanea, A.M.: What is an optimal value of k in k-fold cross-validation in discrete Bayesian network analysis? Comput. Stat. 36(3), 2009\u20132031 (2020). https:\/\/doi.org\/10.1007\/s00180-020-00999-9","journal-title":"Comput. Stat."},{"key":"14_CR31","doi-asserted-by":"crossref","unstructured":"Murray, K.E., et al.: Vtr 8: High-performance cad and customizable fpga architecture modelling 13(2) (2020). https:\/\/doi-org.ezproxy1.lib.asu.edu\/10.1145\/3388617","DOI":"10.1145\/3388617"},{"key":"14_CR32","doi-asserted-by":"crossref","unstructured":"Nane, R., et al.: A survey and evaluation of fpga high-level synthesis tools 35(10) (2016). https:\/\/doi.org\/10.1109\/TCAD.2015.2513673","DOI":"10.1109\/TCAD.2015.2513673"},{"key":"14_CR33","doi-asserted-by":"publisher","unstructured":"O\u2019Neal, K., Liu, M., Tang, H., Kalantar, A., DeRenard, K., Brisk, P.: Hlspredict: Cross platform performance prediction for fpga high-level synthesis. In: 2018 IEEE\/ACM International Conference on Computer-Aided Design (ICCAD), pp.\u00a01\u20138 (2018). https:\/\/doi.org\/10.1145\/3240765.3240816","DOI":"10.1145\/3240765.3240816"},{"key":"14_CR34","doi-asserted-by":"publisher","unstructured":"Rashid, R., Steffan, J.G., Betz, V.: Comparing performance, productivity and scalability of the tilt overlay processor to opencl hls. In: 2014 International Conference on Field-Programmable Technology (FPT), pp. 20\u201327 (2014). https:\/\/doi.org\/10.1109\/FPT.2014.7082748","DOI":"10.1109\/FPT.2014.7082748"},{"key":"14_CR35","doi-asserted-by":"crossref","unstructured":"Susskind, Z., et al.: Weightless neural networks for efficient edge inference. Association for Computing Machinery, New York, NY, USA (2023). https:\/\/doi.org\/10.1145\/3559009.3569680","DOI":"10.1145\/3559009.3569680"},{"key":"14_CR36","doi-asserted-by":"publisher","unstructured":"Wei, Z., Arora, A., Li, R., John, L.: Hlsdataset: Open-source dataset for ml-assisted fpga design using high level synthesis. In: 2023 IEEE 34th International Conference on Application-specific Systems, Architectures and Processors (ASAP), pp. 197\u2013204 (2023). https:\/\/doi.org\/10.1109\/ASAP57973.2023.00040","DOI":"10.1109\/ASAP57973.2023.00040"},{"key":"14_CR37","doi-asserted-by":"crossref","unstructured":"Wei, Z., Arora, A., Shriver, E., John, L.: Cross-fpga power estimation from high level synthesis via transfer-learning. Association for Computing Machinery, New York, NY, USA (2024). https:\/\/doi.org\/10.1145\/3626202.3637621","DOI":"10.1145\/3626202.3637621"},{"key":"14_CR38","doi-asserted-by":"crossref","unstructured":"Wei, Z., Arora, A., Shriver, E., John, L.: Atapp: Architecture and technology aware power predictor for unseen fpgas (2025)","DOI":"10.1109\/FPL68686.2025.00030"},{"key":"14_CR39","doi-asserted-by":"crossref","unstructured":"Wei, Z., Seigler, A., Lowe, S., Shriver, E., Arora, A., John, L.K.: Xpnet: Cross-fpga power prediction from high level language code. IEEE Trans. Comput.-Aided Des. Integr. Circ. Syst. (2025)","DOI":"10.1109\/TCAD.2025.3646555"},{"key":"14_CR40","unstructured":"Wolf, C.: Yosys open synthesis suite. https:\/\/yosyshq.net\/yosys\/"},{"key":"14_CR41","doi-asserted-by":"crossref","unstructured":"Wu, N., Yang, H., Xie, Y., Li, P., Hao, C.: High-level synthesis performance prediction using gnns: benchmarking, modeling, and advancing. Association for Computing Machinery, New York, NY, USA (2022). https:\/\/doi.org\/10.1145\/3489517.3530408","DOI":"10.1145\/3489517.3530408"},{"key":"14_CR42","doi-asserted-by":"crossref","unstructured":"Xiang, S., et al.: Heteroflow: An accelerator programming model with decoupled data placement for software-defined fpgas. Association for Computing Machinery, New York, NY, USA (2022). https:\/\/doi.org\/10.1145\/3490422.3502369","DOI":"10.1145\/3490422.3502369"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-29365-7_14","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T15:26:24Z","timestamp":1782746784000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-29365-7_14"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,30]]},"ISBN":["9783032293640","9783032293657"],"references-count":42,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-29365-7_14","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,30]]},"assertion":[{"value":"30 June 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"Authors have no competing interests.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cagliari, Sardinia","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 April 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 April 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arc2026.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}