{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T15:47:04Z","timestamp":1782748024755,"version":"3.54.5"},"publisher-location":"Cham","reference-count":25,"publisher":"Springer Nature Switzerland","isbn-type":[{"value":"9783032293640","type":"print"},{"value":"9783032293657","type":"electronic"}],"license":[{"start":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T00:00:00Z","timestamp":1782777600000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2026,6,30]],"date-time":"2026-06-30T00:00:00Z","timestamp":1782777600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2027]]},"DOI":"10.1007\/978-3-032-29365-7_3","type":"book-chapter","created":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T15:26:25Z","timestamp":1782746785000},"page":"34-50","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":0,"title":["LiveFIFO: FPGA-in-the-Loop Buffer Sizing for\u00a0Dataflow Accelerators"],"prefix":"10.1007","author":[{"given":"Felix","family":"Jentzsch","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Thomas B.","family":"Preu\u00dfer","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Lukas","family":"Stasytis","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yaman","family":"Umuro\u011flu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Jakoba","family":"Petri-Koenig","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Christoph","family":"Berganski","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Marco","family":"Platzner","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"297","published-online":{"date-parts":[[2026,6,30]]},"reference":[{"key":"3_CR1","doi-asserted-by":"crossref","unstructured":"Abi-Karam, S., Sarkar, R., Basalama, S., Cong, J., Hao, C.: FIFOAdvisor: a DSE framework for automated FIFO sizing of high-level synthesis designs. In: Proceedings of the 31th Asia and South Pacific Design Automation Conference, ASPDAC 2026 (2026). https:\/\/arxiv.org\/abs\/2510.20981, to appear","DOI":"10.1109\/ASP-DAC66049.2026.11420742"},{"key":"3_CR2","unstructured":"AMD: finn-examples repository. https:\/\/github.com\/Xilinx\/finn-examples"},{"key":"3_CR3","doi-asserted-by":"publisher","unstructured":"Beheshti, N., Ganjali, Y., Ghobadi, M., McKeown, N., Salmon, G.: Experimental study of router buffer sizing. In: Proceedings of the 8th ACM SIGCOMM Conference on Internet Measurement, IMC 2008, pp. 197\u2013210. Association for Computing Machinery, New York (2008). https:\/\/doi.org\/10.1145\/1452520.1452545","DOI":"10.1145\/1452520.1452545"},{"key":"3_CR4","doi-asserted-by":"publisher","unstructured":"Benazouz, M., Marchetti, O., Munier-Kordon, A., Michel, T.: A new method for minimizing buffer sizes for cyclo-static dataflow graphs. In: 2010 8th IEEE Workshop on Embedded Systems for Real-Time Multimedia, pp. 11\u201320 (2010). https:\/\/doi.org\/10.1109\/ESTMED.2010.5666980","DOI":"10.1109\/ESTMED.2010.5666980"},{"key":"3_CR5","doi-asserted-by":"publisher","unstructured":"Berganski, C., Jentzsch, F., Platzner, M., Kuhmichel, M., Giefers, H.: FINN-T: compiling custom dataflow accelerators for quantized transformers. In: 2024 International Conference on Field Programmable Technology (ICFPT), pp. 01\u201310 (2024). https:\/\/doi.org\/10.1109\/ICFPT64416.2024.11113391","DOI":"10.1109\/ICFPT64416.2024.11113391"},{"key":"3_CR6","doi-asserted-by":"publisher","unstructured":"Bilsen, G., Engels, M., Lauwereins, R., Peperstraete, J.: Cyclo-static data flow. In: 1995 International Conference on Acoustics, Speech, and Signal Processing, vol.\u00a05, pp. 3255\u20133258 (1995). https:\/\/doi.org\/10.1109\/ICASSP.1995.479579","DOI":"10.1109\/ICASSP.1995.479579"},{"key":"3_CR7","doi-asserted-by":"publisher","unstructured":"Blott, M., et al.: FINN-R: an end-to-end deep-learning framework for fast exploration of quantized neural networks. ACM Trans. Reconfigurable Technol. Syst. 11(3) (2018). https:\/\/doi.org\/10.1145\/3242897","DOI":"10.1145\/3242897"},{"key":"3_CR8","unstructured":"Borras, H., et al.: Open-source FPGA-ML codesign for the MLPerf tiny benchmark (2022). https:\/\/arxiv.org\/abs\/2206.11791"},{"issue":"07","key":"3_CR9","doi-asserted-by":"publisher","first-page":"P07027","DOI":"10.1088\/1748-0221\/13\/07\/P07027","volume":"13","author":"J Duarte","year":"2018","unstructured":"Duarte, J., et al.: Fast inference of deep neural networks in FPGAs for particle physics. JINST 13(07), P07027 (2018). https:\/\/doi.org\/10.1088\/1748-0221\/13\/07\/P07027","journal-title":"JINST"},{"key":"3_CR10","doi-asserted-by":"publisher","unstructured":"Emami, M., Bourgeat, T., Larus, J.R.: Parendi: thousand-way parallel RTL simulation. In: Proceedings of the 30th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, vol. 2, pp. 783\u2013797. Association for Computing Machinery, New York (2025). https:\/\/doi.org\/10.1145\/3676641.3716010","DOI":"10.1145\/3676641.3716010"},{"key":"3_CR11","doi-asserted-by":"publisher","unstructured":"Ghosal, A., et al.: Static dataflow with access patterns: semantics and analysis. In: Proceedings of the 49th Annual Design Automation Conference, DAC 2012, pp. 656\u2013663. Association for Computing Machinery, New York (2012). https:\/\/doi.org\/10.1145\/2228360.2228479","DOI":"10.1145\/2228360.2228479"},{"key":"3_CR12","doi-asserted-by":"publisher","unstructured":"He, K., Zhang, X., Ren, S., Sun, J.: Deep residual learning for image recognition. In: 2016 IEEE Conference on Computer Vision and Pattern Recognition (CVPR), pp. 770\u2013778 (2016). https:\/\/doi.org\/10.1109\/CVPR.2016.90","DOI":"10.1109\/CVPR.2016.90"},{"key":"3_CR13","doi-asserted-by":"publisher","unstructured":"Honorat, A., Dardaillon, M., Miomandre, H., Nezan, J.F.: Automated buffer sizing of dataflow applications in a high-level synthesis workflow. ACM Trans. Reconfigurable Technol. Syst. 17(1) (2024). https:\/\/doi.org\/10.1145\/3626103","DOI":"10.1145\/3626103"},{"key":"3_CR14","doi-asserted-by":"publisher","unstructured":"Jentzsch, F., Berganski, C., Jungemann, L., Wintermann, B.: FINN+ (2026). https:\/\/doi.org\/10.5281\/zenodo.19100351, https:\/\/github.com\/eki-project\/finn-plus","DOI":"10.5281\/zenodo.19100351"},{"key":"3_CR15","doi-asserted-by":"publisher","unstructured":"Jentzsch, F., Platzner, M.: Empirical QoR estimation flow for fast design space exploration of DNN dataflow accelerators. In: 2025 International Conference on Field Programmable Technology (ICFPT), pp. 231\u2013232 (2025). https:\/\/doi.org\/10.1109\/ICFPT67023.2025.00044","DOI":"10.1109\/ICFPT67023.2025.00044"},{"issue":"9","key":"3_CR16","doi-asserted-by":"publisher","first-page":"1235","DOI":"10.1109\/PROC.1987.13876","volume":"75","author":"EA Lee","year":"1987","unstructured":"Lee, E.A., Messerschmitt, D.G.: Synchronous data flow. Proc. IEEE 75(9), 1235\u20131245 (1987)","journal-title":"Proc. IEEE"},{"key":"3_CR17","unstructured":"Mrahorovi\u0107, M.: Integration of a convolutional neural network for speech-to-text recognition in an FPGA compiler flow. Master\u2019s thesis, TU Delft (2021). https:\/\/resolver.tudelft.nl\/uuid:b6c889b1-e06f-447c-af69-55708555bf90"},{"key":"3_CR18","doi-asserted-by":"publisher","unstructured":"Parks, T., Pino, J., Lee, E.: A comparison of synchronous and cycle-static dataflow. In: Conference Record of the Twenty-Ninth Asilomar Conference on Signals, Systems and Computers, vol.\u00a01, pp. 204\u2013210 (1995). https:\/\/doi.org\/10.1109\/ACSSC.1995.540541","DOI":"10.1109\/ACSSC.1995.540541"},{"key":"3_CR19","doi-asserted-by":"publisher","unstructured":"Rahimifar, M.M., Rahali, H.E., Therrien, A.C.: Rule4ML: an open-source tool for resource utilization and latency estimation for ML models on FPGA. Mach. Learn.: Sci. Technol. 6(1), 015009 (2025). https:\/\/doi.org\/10.1088\/2632-2153\/ada71c","DOI":"10.1088\/2632-2153\/ada71c"},{"key":"3_CR20","unstructured":"Roumage, G., Azaiez, S., Faure, C., Louise, S.: An extended survey and a comparison framework for dataflow models of computation and communication (2025). https:\/\/arxiv.org\/abs\/2501.07273"},{"key":"3_CR21","doi-asserted-by":"publisher","unstructured":"Sarkar, R., Hao, C.: LightningSim: fast and accurate trace-based simulation for high-level synthesis. In: 2023 IEEE 31st Annual International Symposium on Field-Programmable Custom Computing Machines (FCCM), pp. 1\u201311. IEEE Computer Society, Los Alamitos (2023). https:\/\/doi.org\/10.1109\/FCCM57271.2023.00010","DOI":"10.1109\/FCCM57271.2023.00010"},{"key":"3_CR22","doi-asserted-by":"publisher","unstructured":"Shi, R., Ogrenci, S.: SPRING: systematic profiling of randomly interconnected neural networks generated by HLS. In: 2025 IEEE 43rd VLSI Test Symposium (VTS), pp.\u00a01\u20135. IEEE Computer Society, Los Alamitos (2025). https:\/\/doi.org\/10.1109\/VTS65138.2025.11022878","DOI":"10.1109\/VTS65138.2025.11022878"},{"key":"3_CR23","doi-asserted-by":"publisher","unstructured":"Stasytis, L., Jentzsch, F., Preusser, T., Umuroglu, Y., Petri-Koenig, J., Istv\u00e1n, Z.: Heuristic & expert-guided buffer sizing for neural network inference applications on FPGAs. In: 2025 International Conference on Field Programmable Technology (ICFPT), pp. 189\u2013197 (2025). https:\/\/doi.org\/10.1109\/ICFPT67023.2025.00032","DOI":"10.1109\/ICFPT67023.2025.00032"},{"issue":"6","key":"3_CR24","doi-asserted-by":"publisher","first-page":"1858","DOI":"10.1016\/j.compeleceng.2014.05.002","volume":"40","author":"G Wang","year":"2014","unstructured":"Wang, G., Allen, R., Andrade, H., Sangiovanni-Vincentelli, A.: Communication storage optimization for static dataflow with access patterns under periodic scheduling and throughput constraint. Comput. Electr. Eng. 40(6), 1858\u20131873 (2014). https:\/\/doi.org\/10.1016\/j.compeleceng.2014.05.002","journal-title":"Comput. Electr. Eng."},{"key":"3_CR25","doi-asserted-by":"publisher","unstructured":"Wang, H., Beamer, S.: RepCut: Superlinear parallel RTL simulation with replication-aided partitioning. In: Proceedings of the 28th ACM International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2023, vol. 3, pp. 572\u2013585. Association for Computing Machinery, New York (2023). https:\/\/doi.org\/10.1145\/3582016.3582034","DOI":"10.1145\/3582016.3582034"}],"container-title":["Lecture Notes in Computer Science","Applied Reconfigurable Computing. Architectures, Tools, and Applications"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-032-29365-7_3","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,6,29]],"date-time":"2026-06-29T15:26:36Z","timestamp":1782746796000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-032-29365-7_3"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2026,6,30]]},"ISBN":["9783032293640","9783032293657"],"references-count":25,"URL":"https:\/\/doi.org\/10.1007\/978-3-032-29365-7_3","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"value":"0302-9743","type":"print"},{"value":"1611-3349","type":"electronic"}],"subject":[],"published":{"date-parts":[[2026,6,30]]},"assertion":[{"value":"30 June 2026","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}},{"value":"The authors have no competing interests to declare that are relevant to the content of this article.","order":1,"name":"Ethics","group":{"name":"EthicsHeading","label":"Disclosure of Interests"}},{"value":"ARC","order":1,"name":"conference_acronym","label":"Conference Acronym","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"International Symposium on Applied Reconfigurable Computing","order":2,"name":"conference_name","label":"Conference Name","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Cagliari, Sardinia","order":3,"name":"conference_city","label":"Conference City","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"Italy","order":4,"name":"conference_country","label":"Conference Country","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"2026","order":5,"name":"conference_year","label":"Conference Year","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"8 April 2026","order":7,"name":"conference_start_date","label":"Conference Start Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"10 April 2026","order":8,"name":"conference_end_date","label":"Conference End Date","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"22","order":9,"name":"conference_number","label":"Conference Number","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"arc2026","order":10,"name":"conference_id","label":"Conference ID","group":{"name":"ConferenceInfo","label":"Conference Information"}},{"value":"https:\/\/arc2026.org","order":11,"name":"conference_url","label":"Conference URL","group":{"name":"ConferenceInfo","label":"Conference Information"}}]}}