{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,18]],"date-time":"2025-12-18T13:58:58Z","timestamp":1766066338494},"publisher-location":"Cham","reference-count":9,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319024431"},{"type":"electronic","value":"9783319024448"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"unspecified","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-319-02444-8_39","type":"book-chapter","created":{"date-parts":[[2013,8,29]],"date-time":"2013-08-29T01:11:21Z","timestamp":1377738681000},"page":"478-481","source":"Crossref","is-referenced-by-count":7,"title":["VCS: A Verifier for Component-Based Systems"],"prefix":"10.1007","author":[{"given":"Fei","family":"He","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Liangze","family":"Yin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Bow-Yaw","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Lianyi","family":"Zhang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Guanyu","family":"Mu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wenrui","family":"Meng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"39_CR1","doi-asserted-by":"crossref","unstructured":"Feiler, P.H.: The architecture analysis & design language (AADL): An introduction. Technical report, CMU\/SEI-2006-TN-011 (2006)","DOI":"10.21236\/ADA455842"},{"key":"39_CR2","unstructured":"Basu, A., Bozga, M., Sifakis, J.: Modeling heterogeneous real-time components in bip. In: SEFM 2006, pp. 3\u201312. IEEE (2006)"},{"key":"39_CR3","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"614","DOI":"10.1007\/978-3-642-02658-4_45","volume-title":"Computer Aided Verification","author":"S. Bensalem","year":"2009","unstructured":"Bensalem, S., Bozga, M., Nguyen, T.-H., Sifakis, J.: D-finder: A tool for compositional deadlock detection and verification. In: Bouajjani, A., Maler, O. (eds.) CAV 2009. LNCS, vol.\u00a05643, pp. 614\u2013619. Springer, Heidelberg (2009)"},{"issue":"4","key":"39_CR4","doi-asserted-by":"publisher","first-page":"708","DOI":"10.1109\/TII.2010.2069102","volume":"5","author":"M. Bozga","year":"2010","unstructured":"Bozga, M., Jaber, M., Sifakis, J.: Source-to-source architecture transformation for performance optimization in bip. IEEE Transactions on Industrial Informatics\u00a05(4), 708\u2013718 (2010)","journal-title":"IEEE Transactions on Industrial Informatics"},{"key":"39_CR5","doi-asserted-by":"crossref","unstructured":"Yin, L., He, F., Gu, M.: Optimizing the sat decision ordering of bounded model checking by structural information. In: Proceedings of the 7th International Symposium on Theoretical Aspects of Software Engineering, TASE (2013)","DOI":"10.1109\/TASE.2013.11"},{"issue":"4","key":"39_CR6","doi-asserted-by":"publisher","first-page":"543","DOI":"10.1016\/S1571-0661(05)82542-3","volume":"89","author":"N. E\u00e9n","year":"2003","unstructured":"E\u00e9n, N., Sorensson, N.: Temporal induction by incremental sat solving. Electronic Notes in Theoretical Computer Science\u00a089(4), 543\u2013560 (2003)","journal-title":"Electronic Notes in Theoretical Computer Science"},{"key":"39_CR7","unstructured":"Wan, H., Huang, C., Wang, Y., He, F., Gu, M., Chen, R., Marius, B.: Modeling and validation of a data process unit control for space applications. In: Embedded Real Time Software and Systems (2012)"},{"key":"39_CR8","doi-asserted-by":"crossref","unstructured":"Wang, R., Zhou, M., Yin, L., Zhang, L., Gu, M., Sun, J., Bozga, M.: Modeling and validation of plc-controlled system: A case study. Technical report, Tsinghua University (2011)","DOI":"10.1109\/TASE.2012.33"},{"key":"39_CR9","unstructured":"Cha, G., Gu, T.: Formal Analysis and Design of Network Protocols (2003)"}],"container-title":["Lecture Notes in Computer Science","Automated Technology for Verification and Analysis"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-02444-8_39","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,16]],"date-time":"2019-05-16T20:20:19Z","timestamp":1558038019000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-02444-8_39"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783319024431","9783319024448"],"references-count":9,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-02444-8_39","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}