{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T16:10:57Z","timestamp":1746115857146,"version":"3.40.4"},"publisher-location":"Cham","reference-count":13,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319030760"},{"type":"electronic","value":"9783319030777"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-319-03077-7_11","type":"book-chapter","created":{"date-parts":[[2013,10,28]],"date-time":"2013-10-28T01:40:21Z","timestamp":1382924421000},"page":"151-165","source":"Crossref","is-referenced-by-count":0,"title":["SLAM: SLice And Merge - Effective Test Generation for Large Systems"],"prefix":"10.1007","author":[{"given":"Tali","family":"Rabetti","sequence":"first","affiliation":[]},{"given":"Ronny","family":"Morad","sequence":"additional","affiliation":[]},{"given":"Alex","family":"Goryachev","sequence":"additional","affiliation":[]},{"given":"Wisam","family":"Kadry","sequence":"additional","affiliation":[]},{"given":"Richard D.","family":"Peterson","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"key":"11_CR1","unstructured":"Accellera: UVM - Universal Verification Methodology, http:\/\/uvmworld.org\/"},{"issue":"2","key":"11_CR2","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MDT.2004.1277900","volume":"21","author":"A. Adir","year":"2004","unstructured":"Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-Pro: Innovations in test program generation for functional processor verification. IEEE Design and Test of Computers\u00a021(2), 84\u201393 (2004)","journal-title":"IEEE Design and Test of Computers"},{"key":"11_CR3","series-title":"Lecture Notes in Computer Science","first-page":"146","volume-title":"Proceedings of the 6th HVC","author":"J.M. Ludden","year":"2010","unstructured":"Ludden, J.M., Rimon, M., Hickerson, B.G., Adir, A.: Advances in simultaneous multithreading testcase generation methods. In: Raz, O. (ed.) HVC 2010. LNCS, vol.\u00a06504, pp. 146\u2013160. Springer, Heidelberg (2010)"},{"key":"11_CR4","unstructured":"Altera: Hardware\/Software co-verification using FPGA platforms, http:\/\/www.altera.com\/literature"},{"key":"11_CR5","doi-asserted-by":"crossref","unstructured":"Andrews, J.: Co-verification of Hardware and Software for ARM SoC Design. Elsevier (2005)","DOI":"10.1016\/B978-075067730-1\/50007-4"},{"key":"11_CR6","volume-title":"Verification Methodology Manual for SystemVerilog","author":"J. Bergeron","year":"2005","unstructured":"Bergeron, J., Cerny, E., Hunter, A., Nightingale, A.: Verification Methodology Manual for SystemVerilog. Springer-Verlag New York, Inc., Secaucus (2005)"},{"key":"11_CR7","doi-asserted-by":"crossref","unstructured":"Copty, S., Jaeger, I., Katz, Y., Vinov, M.: Intelligent interleaving of scenarios: A novel approach to system level test generation. In: DAC, pp. 891\u2013895 (2007)","DOI":"10.1145\/1278480.1278700"},{"key":"11_CR8","unstructured":"Devins, R.: SOC verification software - test operating system. In: IEEE Electronic Design Processes Workshop (2001)"},{"key":"11_CR9","doi-asserted-by":"crossref","unstructured":"Emek, R., Jaeger, I., Naveh, Y., Bergman, G., Aloni, G., Katz, Y., Farkash, M., Dozoretz, I., Goldin, A.: X-Gen: A random test-case generator for systems and SoCs. In: IEEE International HLDVT Workshop, Cannes, France, pp. 145\u2013150 (October 2002)","DOI":"10.1109\/HLDVT.2002.1224444"},{"key":"11_CR10","doi-asserted-by":"crossref","unstructured":"Glasser, M.: Open Verification Methodology Cookbook. Springer (2009), http:\/\/books.google.com\/books?id=X49tFORdBtAC","DOI":"10.1007\/978-1-4419-0968-8_3"},{"key":"11_CR11","unstructured":"IBM: System, http:\/\/www-03.ibm.com\/systems\/p\/"},{"key":"11_CR12","unstructured":"Planitkar, S.: Design verification with e. Prentice-Hall (2003)"},{"key":"11_CR13","unstructured":"Power.org: PowerISA v2.06, http:\/\/www.power.org\/resources\/downloads"}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-03077-7_11","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T18:28:54Z","timestamp":1746037734000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-03077-7_11"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783319030760","9783319030777"],"references-count":13,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-03077-7_11","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}