{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:08:17Z","timestamp":1761977297753,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":31,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319030760"},{"type":"electronic","value":"9783319030777"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-319-03077-7_12","type":"book-chapter","created":{"date-parts":[[2013,10,28]],"date-time":"2013-10-28T01:40:21Z","timestamp":1382924421000},"page":"166-181","source":"Crossref","is-referenced-by-count":2,"title":["Improving Post-silicon Validation Efficiency by Using Pre-generated Data"],"prefix":"10.1007","author":[{"given":"Wisam","family":"Kadry","sequence":"first","affiliation":[]},{"given":"Anatoly","family":"Koyfman","sequence":"additional","affiliation":[]},{"given":"Dmitry","family":"Krestyashyn","sequence":"additional","affiliation":[]},{"given":"Shimon","family":"Landa","sequence":"additional","affiliation":[]},{"given":"Amir","family":"Nahir","sequence":"additional","affiliation":[]},{"given":"Vitali","family":"Sokhin","sequence":"additional","affiliation":[]}],"member":"297","reference":[{"doi-asserted-by":"crossref","unstructured":"Abramovici, M., Bradley, P., Dwarakanath, K.N., Levin, P., Memmi, G., Miller, D.: A reconfigurable design-for-debug infrastructure for SoCs. In: DAC, pp. 7\u201312 (2006)","key":"12_CR1","DOI":"10.1145\/1146909.1146916"},{"issue":"2","key":"12_CR2","doi-asserted-by":"publisher","first-page":"84","DOI":"10.1109\/MDT.2004.1277900","volume":"21","author":"A. Adir","year":"2004","unstructured":"Adir, A., Almog, E., Fournier, L., Marcus, E., Rimon, M., Vinov, M., Ziv, A.: Genesys-pro: Innovations in test program generation for functional processor verification. IEEE Design & Test of Computers\u00a021(2), 84\u201393 (2004)","journal-title":"IEEE Design & Test of Computers"},{"doi-asserted-by":"crossref","unstructured":"Adir, A., Copty, S., Landa, S., Nahir, A., Shurek, G., Ziv, A., Meissner, C., Schumann, J.: A unified methodology for pre-silicon verification and post-silicon validation. In: DATE, pp. 1590\u20131595 (2011)","key":"12_CR3","DOI":"10.1109\/DATE.2011.5763252"},{"doi-asserted-by":"crossref","unstructured":"Adir, A., Emek, R., Katz, Y., Koyfman, A.: Deeptrans - a model-based approach to functional verification of address translation mechanisms. In: MTV, pp. 3\u20136 (2003)","key":"12_CR4","DOI":"10.1109\/MTV.2003.1250255"},{"doi-asserted-by":"crossref","unstructured":"Adir, A., Golubev, M., Landa, S., Nahir, A., Shurek, G., Sokhin, V., Ziv, A.: Threadmill: a post-silicon exerciser for multi-threaded processors. In: DAC, pp. 860\u2013865 (2011)","key":"12_CR5","DOI":"10.1145\/2024724.2024916"},{"doi-asserted-by":"crossref","unstructured":"Adir, A., Nahir, A., Shurek, G., Ziv, A., Meissner, C., Schumann, J.: Leveraging pre-silicon verification resources for the post-silicon validation of the IBM POWER7 processor. In: DAC, pp. 569\u2013574 (2011)","key":"12_CR6","DOI":"10.1145\/2024724.2024856"},{"issue":"8","key":"12_CR7","doi-asserted-by":"publisher","first-page":"1297","DOI":"10.1109\/TCAD.2012.2189394","volume":"31","author":"A. Adir","year":"2012","unstructured":"Adir, A., Nahir, A., Ziv, A.: Concurrent generation of concurrent programs for post-silicon validation. IEEE Trans. on CAD of Integrated Circuits and Systems\u00a031(8), 1297\u20131302 (2012)","journal-title":"IEEE Trans. on CAD of Integrated Circuits and Systems"},{"key":"12_CR8","series-title":"Lecture Notes in Computer Science","first-page":"60","volume-title":"HVC","author":"A. Adir","year":"2010","unstructured":"Adir, A., Nahir, A., Ziv, A., Meissner, C., Schumann, J.: Reaching coverage closure in post-silicon validation. In: Raz, O. (ed.) HVC 2010. LNCS, vol.\u00a06504, pp. 60\u201375. Springer, Heidelberg (2010)"},{"issue":"6","key":"12_CR9","doi-asserted-by":"publisher","first-page":"613","DOI":"10.1109\/71.242161","volume":"4","author":"S.V. Adve","year":"1993","unstructured":"Adve, S.V., Hill, M.D.: A unified formalization of four shared-memory models. IEEE Trans. Parallel Distrib. Syst.\u00a04(6), 613\u2013624 (1993)","journal-title":"IEEE Trans. Parallel Distrib. Syst."},{"key":"12_CR10","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"41","DOI":"10.1007\/978-3-642-19835-9_5","volume-title":"Tools and Algorithms for the Construction and Analysis of Systems","author":"J. Alglave","year":"2011","unstructured":"Alglave, J., Maranget, L., Sarkar, S., Sewell, P.: litmus: Running tests against hardware. In: Abdulla, P.A., Leino, K.R.M. (eds.) TACAS 2011. LNCS, vol.\u00a06605, pp. 41\u201344. Springer, Heidelberg (2011)"},{"issue":"3","key":"12_CR11","doi-asserted-by":"publisher","first-page":"386","DOI":"10.1147\/sj.413.0386","volume":"41","author":"E. Bin","year":"2002","unstructured":"Bin, E., Emek, R., Shurek, G., Ziv, A.: Using a constraint satisfaction formulation and solution techniques for random test program generation. IBM Systems Jouranl\u00a041(3), 386\u2013402 (2002)","journal-title":"IBM Systems Jouranl"},{"doi-asserted-by":"crossref","unstructured":"Chen, K., Malik, S., Patra, P.: Runtime validation of memory ordering using constraint graph checking. In: HPCA, pp. 415\u2013426 (2008)","key":"12_CR12","DOI":"10.1109\/HPCA.2008.4658657"},{"doi-asserted-by":"crossref","unstructured":"De Paula, F.M., Gort, M., Hu, A.J., Wilton, S.J.E., Yang, J.: Backspace: formal analysis for post-silicon debug. In: Proceedings of the 2008 International Conference on Formal Methods in Computer-Aided Design, pp. 1\u201310 (November 2008)","key":"12_CR13","DOI":"10.1109\/FMCAD.2008.ECP.9"},{"doi-asserted-by":"crossref","unstructured":"Deorio, A., Li, J., Bertacco, V.: Bridging pre- and post-silicon debugging with BiPeD. In: ICCAD (November 2012) (to appear)","key":"12_CR14","DOI":"10.1145\/2429384.2429403"},{"doi-asserted-by":"crossref","unstructured":"Emek, R., Jaeger, I., Naveh, Y., Bergman, G., Aloni, G., Katz, Y., Farkash, M., Dozoretz, I., Goldin, A.: X-gen: a random test-case generator for systems and socs. In: HLDVT, pp. 145\u2013150 (2002)","key":"12_CR15","DOI":"10.1109\/HLDVT.2002.1224444"},{"doi-asserted-by":"crossref","unstructured":"Gharachorloo, K., Lenoski, D., Laudon, J., Gibbons, P.B., Gupta, A., Hennessy, J.L.: Memory consistency and event ordering in scalable shared-memory multiprocessors. In: 25 Years ISCA: Retrospectives and Reprints, pp. 376\u2013387 (1998)","key":"12_CR16","DOI":"10.1145\/285930.285997"},{"unstructured":"Gray, R.: Post-silicon validation experience: History, trends, and challenges. In: GSRC Workshop on Post-Si Validation (June 2008)","key":"12_CR17"},{"doi-asserted-by":"crossref","unstructured":"Hong, T., Li, Y., Park, S.-B., Mui, D., Lin, D., Kaleq, Z.A., Hakim, N., Naeimi, H., Gardner, D.S., Mitra, S.: QED: Quick error detection tests for effective post-silicon validation. In: ITC, pp. 154\u2013163 (2010)","key":"12_CR18","DOI":"10.1109\/TEST.2010.5699215"},{"doi-asserted-by":"crossref","unstructured":"Keshava, J., Hakim, N., Prudvi, C.: Post-silicon validation challenges: how EDA and academia can help. In: DAC 2010, pp. 3\u20137. ACM (2010)","key":"12_CR19","DOI":"10.1145\/1837274.1837278"},{"doi-asserted-by":"crossref","unstructured":"Lin, D., Hong, T., Fallah, F., Hakim, N., Mitra, S.: Quick detection of difficult bugs for effective post-silicon validation. In: DAC, pp. 561\u2013566 (2012)","key":"12_CR20","DOI":"10.1145\/2228360.2228461"},{"doi-asserted-by":"crossref","unstructured":"Mitra, S., Lin, D., Hakim, N., Gardner, D.S.: Bug localization techniques for effective post-silicon validation. In: ASP-DAC, p. 291 (2012)","key":"12_CR21","DOI":"10.1109\/ASPDAC.2012.6164961"},{"doi-asserted-by":"crossref","unstructured":"Mitra, S., Seshia, S.A., Nicolici, N.: Post-silicon validation opportunities, challenges and recent advances. In: DAC, pp. 12\u201317 (2010)","key":"12_CR22","DOI":"10.1145\/1837274.1837280"},{"doi-asserted-by":"crossref","unstructured":"Nahir, A., Ziv, A., Galivanche, R., Hu, A.J., Abramovici, M., Camilleri, A., Bentley, B., Foster, H., Bertacco, V., Kapoor, S.: Bridging pre-silicon verification and post-silicon validation. In: DAC, pp. 94\u201395 (2010)","key":"12_CR23","DOI":"10.1145\/1837274.1837300"},{"doi-asserted-by":"crossref","unstructured":"Nahir, A., Ziv, A., Panda, S.: Optimizing test-generation to the execution platform. In: ASP-DAC, pp. 304\u2013309 (2012)","key":"12_CR24","DOI":"10.1109\/ASPDAC.2012.6164964"},{"key":"12_CR25","doi-asserted-by":"publisher","first-page":"193","DOI":"10.1109\/MDT.2007.54","volume":"24","author":"P. Patra","year":"2007","unstructured":"Patra, P.: On the cusp of a validation wall. IEEE Design and Test of Computers\u00a024, 193\u2013196 (2007)","journal-title":"IEEE Design and Test of Computers"},{"issue":"3","key":"12_CR26","doi-asserted-by":"publisher","first-page":"4","DOI":"10.1109\/MDT.2010.5","volume":"27","author":"M. Psarakis","year":"2010","unstructured":"Psarakis, M., Gizopoulos, D., S\u00e1nchez, E.E., Reorda, M.S.: Microprocessor software-based self-testing. IEEE Design & Test of Computers\u00a027(3), 4\u201319 (2010)","journal-title":"IEEE Design & Test of Computers"},{"issue":"4","key":"12_CR27","doi-asserted-by":"publisher","first-page":"77","DOI":"10.1109\/54.895008","volume":"17","author":"H.G. Rotithor","year":"2000","unstructured":"Rotithor, H.G.: Postsilicon validation methodology for microprocessors. IEEE Design & Test of Computers\u00a017(4), 77\u201388 (2000)","journal-title":"IEEE Design & Test of Computers"},{"doi-asserted-by":"crossref","unstructured":"Singerman, E., Abarbanel, Y., Baartmans, S.: Transaction based pre-to-post silicon validation. In: DAC, pp. 564\u2013568 (2011)","key":"12_CR28","DOI":"10.1145\/2024724.2024855"},{"unstructured":"Storm, J.: Random test generators for microprocessor design validation (2006), http:\/\/www.oracle.com\/technetwork\/systems\/opensparc\/53-rand-test-gen-validation-1530392.pdf (accessed January 9, 2013)","key":"12_CR29"},{"doi-asserted-by":"crossref","unstructured":"Theodorou, G., Chatzopoulos, S., Kranitis, N., Paschalis, A.M., Gizopoulos, D.: A software-based self-test methodology for on-line testing of data tlbs. In: European Test Symposium (2012)","key":"12_CR30","DOI":"10.1109\/ETS.2012.6233043"},{"issue":"4","key":"12_CR31","doi-asserted-by":"publisher","first-page":"786","DOI":"10.1109\/TVLSI.2012.2191000","volume":"21","author":"G. Theodorou","year":"2013","unstructured":"Theodorou, G., Kranitis, N., Paschalis, A.M., Gizopoulos, D.: Software-based self test methodology for on-line testing of l1 caches in multithreaded multicore architectures. IEEE Trans. VLSI Syst.\u00a021(4), 786\u2013790 (2013)","journal-title":"IEEE Trans. VLSI Syst."}],"container-title":["Lecture Notes in Computer Science","Hardware and Software: Verification and Testing"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-03077-7_12","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,30]],"date-time":"2025-04-30T18:28:52Z","timestamp":1746037732000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-03077-7_12"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783319030760","9783319030777"],"references-count":31,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-03077-7_12","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}