{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T23:45:44Z","timestamp":1725752744087},"publisher-location":"Cham","reference-count":32,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319030883"},{"type":"electronic","value":"9783319030890"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-319-03089-0_1","type":"book-chapter","created":{"date-parts":[[2013,10,17]],"date-time":"2013-10-17T15:18:14Z","timestamp":1382023094000},"page":"1-16","source":"Crossref","is-referenced-by-count":3,"title":["Transactional Encoding for Tolerating Transient Hardware Errors"],"prefix":"10.1007","author":[{"given":"Jons-Tobias","family":"Wamhoff","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mario","family":"Schwalbe","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rasha","family":"Faqeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Christof","family":"Fetzer","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Pascal","family":"Felber","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"1_CR1","unstructured":"Andrew Frame, C.T.: Introducing new arm\u00e6 cortextm-r technology for safe and reliable systems. Technical report, ARM Ltd. (2011)"},{"key":"1_CR2","doi-asserted-by":"crossref","unstructured":"Berger, E.D., Zorn, B.G.: Diehard: probabilistic memory safety for unsafe languages. In: ACM SIGPLAN (2006)","DOI":"10.1145\/1133981.1134000"},{"key":"1_CR3","unstructured":"Blundell, C., Lewis, E., Martin, M.: Deconstructing transactional semantics: The subtleties of atomicity. In: WDDD (2005)"},{"key":"1_CR4","doi-asserted-by":"crossref","unstructured":"Borkar, S.: Designing reliable systems from unreliable components: the challenges of transistor variability and degradation. IEEE Micro, 25 (2005)","DOI":"10.1109\/MM.2005.110"},{"key":"1_CR5","unstructured":"Cristal, A., Felber, P., Fetzer, C., Harmanci, D., Sobe, A., Unsal, O., Wamhoff, J.-T., Yalcin, G.: Leveraging transactional memory for energy-efficient computing below safe operation margins. In: TRANSACT 2013 (2013)"},{"key":"1_CR6","doi-asserted-by":"crossref","unstructured":"Dalessandro, L., Scott, M.L.: Sandboxing transactional memory. In: PACT (2012)","DOI":"10.1145\/2370816.2370843"},{"key":"1_CR7","doi-asserted-by":"crossref","unstructured":"Fetzer, C., Felber, P.: Transactional memory for dependable embedded systems. In: HotDep (2011)","DOI":"10.1109\/DSNW.2011.5958817"},{"key":"1_CR8","doi-asserted-by":"crossref","unstructured":"Forin, P.: Vital Coded Microprocessor Principles and Application for Various Transit Systems. In: FAC-GCCT (1989)","DOI":"10.1016\/B978-0-08-037025-5.50017-7"},{"key":"1_CR9","unstructured":"Yalcin, G., Unsal, O., Cristal, A., Valero, M.: FaulTM-multi: Fault tolerance for multithreaded applications running on transactional memory hardware. In: WANDS (2011)"},{"key":"1_CR10","doi-asserted-by":"crossref","unstructured":"Harris, T., Larus, J., Rajwar, R.: Transactional Memory, 2nd edn. Morgan & Claypool (2010)","DOI":"10.2200\/S00272ED1V01Y201006CAC011"},{"key":"1_CR11","doi-asserted-by":"crossref","unstructured":"Horst, R.W., Harris, R.L., Jardine, R.L.: Multiple instruction issue in the nonstop cyclone processor. In: SIGARCH (1990)","DOI":"10.1145\/325164.325147"},{"key":"1_CR12","unstructured":"IBM. Powerpc 750gx lockstep facility- application note. Technical report, International Business Machines Corporation (2008)"},{"key":"1_CR13","unstructured":"Lattner, C., Adve, V.: LLVM: A Compilation Framework for Lifelong Program Analysis & Transformation. In: CGO 2004 (2004)"},{"key":"1_CR14","doi-asserted-by":"crossref","unstructured":"Lenharth, A., Adve, V.S., King, S.T.: Recovery domains: an organizing principle for recoverable operating systems. In: ASPLOS (2009)","DOI":"10.1145\/1508244.1508251"},{"key":"1_CR15","doi-asserted-by":"crossref","unstructured":"Li, M.-L., Ramachandran, P., Sahoo, S.K., Adve, S.V., Adve, V.S., Zhou, Y.: Understanding the propagation of hard errors to software and implications for resilient system design. In: ASPLOS (2008)","DOI":"10.1145\/1346281.1346315"},{"key":"1_CR16","doi-asserted-by":"crossref","unstructured":"Oh, N., Mitra, S., McCluskey, E.J.: Ed4i: Error detection by diverse data and duplicated instructions. IEEE Trans. Comput. (2002)","DOI":"10.1109\/12.980007"},{"key":"1_CR17","doi-asserted-by":"crossref","unstructured":"Oh, N., Shirvani, P.P., McCluskey, E.J.: Control-flow checking by software signatures. IEEE Transactions on Reliability (2002)","DOI":"10.1109\/24.994926"},{"key":"1_CR18","doi-asserted-by":"crossref","unstructured":"Pattabiraman, K., Grover, V., Zorn, B.G.: Samurai: protecting critical data in unsafe languages. In: ACM SIGOPS\/EuroSys. (2008)","DOI":"10.1145\/1352592.1352616"},{"key":"1_CR19","doi-asserted-by":"crossref","unstructured":"Reis, G.A., Chang, J., Vachharajani, N., Rangan, R., August, D.I.: Swift: Software implemented fault tolerance. In: CGO (2005)","DOI":"10.1145\/1113841.1113843"},{"key":"1_CR20","unstructured":"Rinard, M., Cadar, C., Dumitran, D., Roy, D., Leu, T.: A dynamic technique for eliminating buffer overflow vulnerabilities (and other memory errors). In: ACSAC (2004)"},{"key":"1_CR21","unstructured":"Roberts, D., Austin, T., Blauww, D., Mudge, T., Flautner, K.: Error analysis for the support of robust voltage scaling. In: ISQED (2005)"},{"key":"1_CR22","unstructured":"Schiffel, U.: Hardware Error Detection Using AN-Codes. PhD thesis, Technische Universit\u00e4t Dresden (2011)"},{"key":"1_CR23","series-title":"Lecture Notes in Computer Science","doi-asserted-by":"publisher","first-page":"169","DOI":"10.1007\/978-3-642-15651-9_13","volume-title":"Computer Safety, Reliability, and Security","author":"U. Schiffel","year":"2010","unstructured":"Schiffel, U., Schmitt, A., S\u00fc\u00dfkraut, M., Fetzer, C.: ANB- and ANBDmem-Encoding: Detecting Hardware Errors in Software. In: Schoitsch, E. (ed.) SAFECOMP 2010. LNCS, vol.\u00a06351, pp. 169\u2013182. Springer, Heidelberg (2010)"},{"key":"1_CR24","doi-asserted-by":"crossref","unstructured":"Schiffel, U., Schmitt, A., S\u00fc\u00dfkraut, M., Fetzer, C.: Slice Your Bug: Debugging Error Detection Mechanisms using Error Injection Slicing. In: IEEE TC (2010)","DOI":"10.1109\/EDCC.2010.12"},{"key":"1_CR25","doi-asserted-by":"crossref","unstructured":"Schiffel, U., Schmitt, A., S\u00fc\u00dfkraut, M., Fetzer, C.: Software-Implemented Hardware Error Detection: Costs and Gains. In: DEPEND (2010)","DOI":"10.1109\/DEPEND.2010.16"},{"key":"1_CR26","doi-asserted-by":"crossref","unstructured":"Slegel, T.J., Averill III, R.M., Check, M.A., Giamei, B.C., Krumm, B.W., Krygowski, C.A., Li, W.H., Liptay, J.S., MacDougall, J.D., McPherson, T.J., Navarro, J.A., Schwarz, E.M., Shum, K., Webb, C.F.: Ibm\u2019s s\/390 g5 microprocessor design. In: IEEE Micro (1999)","DOI":"10.1109\/40.755464"},{"key":"1_CR27","doi-asserted-by":"crossref","unstructured":"Sorin, D.J., Martin, M.M.K., Hill, M.D., Wood, D.A.: Safetynet: improving the availability of shared memory multiprocessors with global checkpoint\/recovery. In: SIGARCH (2002)","DOI":"10.1145\/545214.545229"},{"key":"1_CR28","unstructured":"S\u00fc\u00dfkraut, M., Schmitt, A., Schiffel, U., Br\u00fcnink, M., Fetzer, C.: Silistra compiler: Building reliable systems with unreliable hardware. In: DSN (2011)"},{"key":"1_CR29","doi-asserted-by":"crossref","unstructured":"Wang, N., Patel, S.: Restore: Symptom-based soft error detection in microprocessors. In: TDSC (2006)","DOI":"10.1109\/TDSC.2006.40"},{"key":"1_CR30","doi-asserted-by":"crossref","unstructured":"Wappler, U., Fetzer, C.: Hardware Failure Virtualization Via Software Encoded Processing. In: INDIN (2007)","DOI":"10.1109\/INDIN.2007.4384907"},{"key":"1_CR31","unstructured":"Webber, S., Beirne, J.: The stratus architecture. In: FTCS (1991)"},{"key":"1_CR32","doi-asserted-by":"crossref","unstructured":"Yalcin, G., Unsal, O., Cristal, A., Hur, I., Valero, M.: SymptomTM: Symptom-based error detection and recovery using hardware transactional memory. In: PACT (2011)","DOI":"10.1109\/PACT.2011.39"}],"container-title":["Lecture Notes in Computer Science","Stabilization, Safety, and Security of Distributed Systems"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-03089-0_1","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,23]],"date-time":"2019-05-23T18:19:20Z","timestamp":1558635560000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-03089-0_1"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783319030883","9783319030890"],"references-count":32,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-03089-0_1","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}