{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,1]],"date-time":"2025-11-01T06:10:52Z","timestamp":1761977452523,"version":"build-2065373602"},"publisher-location":"Cham","reference-count":22,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319038582"},{"type":"electronic","value":"9783319038599"}],"license":[{"start":{"date-parts":[[2013,1,1]],"date-time":"2013-01-01T00:00:00Z","timestamp":1356998400000},"content-version":"tdm","delay-in-days":0,"URL":"http:\/\/www.springer.com\/tdm"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2013]]},"DOI":"10.1007\/978-3-319-03859-9_38","type":"book-chapter","created":{"date-parts":[[2013,12,9]],"date-time":"2013-12-09T12:54:34Z","timestamp":1386593674000},"page":"436-445","source":"Crossref","is-referenced-by-count":2,"title":["Interference-Aware Program Scheduling for Multicore Processors"],"prefix":"10.1007","author":[{"given":"Lin","family":"Wang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Rui","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cuijiao","family":"Fu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zhongzhi","family":"Luan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Depei","family":"Qian","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"38_CR1","doi-asserted-by":"crossref","unstructured":"Zhuravlev, S., Blagodurov, S., Fedorova, A.: Addressing shared resource contention in multicore processors via scheduling. In: Architectural Support for Programming Languages and Operating Systems (ASPLOS 2010), pp. 129\u2013141 (March 2010)","DOI":"10.1145\/1736020.1736036"},{"key":"38_CR2","doi-asserted-by":"crossref","unstructured":"Moreto, M., Cazorla, F., Ramirez, A., Sakellariou, R., Valero, M.: Flexdcp: a qos framework for CMP architectures. SIGOPS Operating Systems Review 43(2) (April 2009)","DOI":"10.1145\/1531793.1531806"},{"key":"38_CR3","doi-asserted-by":"crossref","unstructured":"Mars, J., Tang, L., Hundt, R., Skadron, K., Soffa, M.L.: Bubble-Up: increasing utilization in modern warehouse scale computers via sensible co-locations. In: Proceedings of the 44th Annual IEEE\/ACM International Symposium on Microarchitecture, December 3-7 (2011)","DOI":"10.1145\/2155620.2155650"},{"key":"38_CR4","first-page":"283","volume-title":"ISCA 2011","author":"L. Tang","year":"2011","unstructured":"Tang, L., Mars, J., Vachharajani, N., Hundt, R., Soffa, M.L.: The impact of memory subsystem resource sharing on data center applications. In: ISCA 2011, pp. 283\u2013294. ACM Press, New York (2011)"},{"key":"38_CR5","doi-asserted-by":"crossref","unstructured":"Nathuji, R., Kansal, A., Ghaffarkhah, A.: Q-clouds: managing performance interference effects for qos-aware clouds. In: Proceedings of the 5th European Conference on Computer Systems, EuroSys 2010 (2010)","DOI":"10.1145\/1755913.1755938"},{"key":"38_CR6","doi-asserted-by":"crossref","unstructured":"Govindan, S., Liu, J., Kansal, A., Sivasubramaniam, A.: Cuanta: quantifying effects of shared on-chip resource interference for consolidated virtual machines. In: Proceedings of the 2nd ACM Symposium on Cloud Computing, SOCC (2011)","DOI":"10.1145\/2038916.2038938"},{"key":"38_CR7","unstructured":"Dwyer, T., Fedorova, A.: A Practical Method for Estimating Performance Degradation on Multicore Processors, and its Application to HPC Workloads, SC12"},{"key":"38_CR8","doi-asserted-by":"crossref","unstructured":"Dey, T., Wang, W., Davidson, J., Soffa, M.L.: Characterizing multi-threaded applications based on shared-resource contention. In: ISPASS (2011)","DOI":"10.1109\/ISPASS.2011.5762717"},{"key":"38_CR9","doi-asserted-by":"crossref","unstructured":"Pusukuri, K.K., Vengerov, D., Fedorova, A., Kalogeraki, V.: FACT: a Framework for Adaptive Contention-aware Thread Migrations. In: Computing Frontiers (2011)","DOI":"10.1145\/2016604.2016647"},{"key":"38_CR10","doi-asserted-by":"crossref","unstructured":"Paolieri, M., Qui Andones, E., Cazorla, F., Davis, R., Valero, M.: Ia3: An interference aware allocation algorithm for multicore hard real-time systems. In: 2011 17th IEEE Real-Time and Embedded Technology and Applications Symposium (RTAS), pp. 280\u2013290 (April 2011)","DOI":"10.1109\/RTAS.2011.34"},{"key":"38_CR11","doi-asserted-by":"crossref","unstructured":"Tang, L., Mars, J., Soffa, M.L.: Compiling for niceness: Mitigating contention for QoS in warehouse scale computers. In: Proceedings of the 10th Annual IEEE\/ACM International Symposium on Code Generation and Optimization. ACM, New York (2012)","DOI":"10.1145\/2259016.2259018"},{"issue":"1","key":"38_CR12","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1016\/j.jpdc.2010.08.020","volume":"71","author":"J.C. Saez","year":"2011","unstructured":"Saez, J.C., Shelepov, D., Fedorova, A., Prieto, M.: Leveraging workload diversity through OS scheduling to maximize performance on single-ISA heterogeneous multicore systems. Journal of Parallel and Distributed Computing\u00a071(1), 114\u2013131 (2011)","journal-title":"Journal of Parallel and Distributed Computing"},{"key":"38_CR13","unstructured":"Xie, Y., Loh, G.: Dynamic Classification of Program Memory Behaviors in CMPs. In: Proc. of CMP-MSI, Held in Conjunction with ISCA-35 (2008)"},{"key":"38_CR14","doi-asserted-by":"crossref","unstructured":"Chiang, R.C., Huang, H.H.: TRACON: Interference-Aware scheduling for data-intensive applications in virtualized environments. In: Proc. of the Int\u2019l Conf. for High Performance Computing, Networking, Storage and Analysis (2011)","DOI":"10.1145\/2063384.2063447"},{"key":"38_CR15","unstructured":"Xu, C., Chen, X., Dick, R., Mao, Z.: Cache contention and application performance prediction for multi-core systems. In: ISPASS 2010 (March 2010)"},{"key":"38_CR16","doi-asserted-by":"crossref","unstructured":"Chandra, D., Guo, F., Kim, S., Solihin, Y.: Predicting inter-thread cache contention on a chip multi-processor architecture. In: HPCA 2005, Washington, DC, USA, pp. 340\u2013351 (2005)","DOI":"10.1109\/HPCA.2005.27"},{"key":"38_CR17","unstructured":"https:\/\/perf.wiki.kernel.org\/index.php\/Main_Page"},{"issue":"2","key":"38_CR18","doi-asserted-by":"publisher","first-page":"56","DOI":"10.1145\/1531793.1531803","volume":"43","author":"R. Azimi","year":"2009","unstructured":"Azimi, R., Tam, D.K., Soares, L., Stumm, M.: Enhancing operating system support for multicore processors by using hardware performance monitoring. SIGOPS Oper. Syst. Rev.\u00a043(2), 56\u201365 (2009)","journal-title":"SIGOPS Oper. Syst. Rev."},{"key":"38_CR19","doi-asserted-by":"crossref","unstructured":"Qureshi, M.K., Patt, Y.N.: Utility-based cache partitioning: A lowoverhead, high-performance, runtime mechanism to partition shared caches. In: MICRO 39: Proceedings of the 39th Annual IEEE\/ACM International Symposium on Microarchitecture, pp. 423\u2013432 (2006)","DOI":"10.1109\/MICRO.2006.49"},{"key":"38_CR20","doi-asserted-by":"crossref","unstructured":"Kim, Y., Papamichael, M., Mutlu, O., Harchol-Balter, M.: Thread Cluster Memory Scheduling: Exploiting Differences in Memory Access Behavior. In: Proceedings of MICRO (2010)","DOI":"10.1109\/MICRO.2010.51"},{"key":"38_CR21","doi-asserted-by":"crossref","unstructured":"Liu, F., Jiang, X., Solihin, Y.: Understanding how off-chip memory bandwidth partitioning in chip multiprocessors affects system performance. In: HPCA 2010, pp. 1\u201312 (2010)","DOI":"10.1109\/HPCA.2010.5416655"},{"key":"38_CR22","doi-asserted-by":"crossref","unstructured":"Zhang, X., Dwarkadas, S., Shen, K.: Towards practical page coloring-based multicore cache management. In: Proceedings of the 4th ACM European Conference on Computer Systems (EuroSys 2009), pp. 89\u2013102 (2009)","DOI":"10.1145\/1519065.1519076"}],"container-title":["Lecture Notes in Computer Science","Algorithms and Architectures for Parallel Processing"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-03859-9_38","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,1]],"date-time":"2025-05-01T03:31:42Z","timestamp":1746070302000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-03859-9_38"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2013]]},"ISBN":["9783319038582","9783319038599"],"references-count":22,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-03859-9_38","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2013]]}}}