{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:29:15Z","timestamp":1761611355765,"version":"3.40.4"},"publisher-location":"Cham","reference-count":30,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319054155"},{"type":"electronic","value":"9783319054162"}],"license":[{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"tdm","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"},{"start":{"date-parts":[[2014,1,1]],"date-time":"2014-01-01T00:00:00Z","timestamp":1388534400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/www.springernature.com\/gp\/researchers\/text-and-data-mining"}],"content-domain":{"domain":["link.springer.com"],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-05416-2_5","type":"book-chapter","created":{"date-parts":[[2014,4,5]],"date-time":"2014-04-05T05:41:09Z","timestamp":1396676469000},"page":"54-70","update-policy":"https:\/\/doi.org\/10.1007\/springer_crossmark_policy","source":"Crossref","is-referenced-by-count":8,"title":["Early Analysis of Soft Error Effects for Aerospace Applications Using Probabilistic Model Checking"],"prefix":"10.1007","author":[{"given":"Khaza Anuarul","family":"Hoque","sequence":"first","affiliation":[]},{"given":"Otmane","family":"Ait Mohamed","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]},{"given":"Claude","family":"Thibeault","sequence":"additional","affiliation":[]}],"member":"297","published-online":{"date-parts":[[2014,4,6]]},"reference":[{"key":"5_CR1","doi-asserted-by":"crossref","unstructured":"Adell, P., Allen, G., Swift, G., McClure S.: Assessing and mitigating radiation effects in Xilinx SRAM FPGAs. In: 2008 European Conference on Radiation and its Effects on Components and Systems (RADECS), pp. 418\u2013424 (2008)","DOI":"10.1109\/RADECS.2008.5782755"},{"key":"5_CR2","series-title":"LNCS","first-page":"146","volume-title":"CONCUR 1999","author":"C Baier","year":"1999","unstructured":"Baier, C., Katoen, J.-P., Hermanns, H.: Approximate symbolic model checking of continuous-time Markov chains (extended abstract). In: Baeten, J.C.M., Mauw, S. (eds.) CONCUR 1999. LNCS, vol. 1664, p. 146. Springer, Heidelberg (1999)"},{"issue":"6","key":"5_CR3","doi-asserted-by":"publisher","first-page":"540","DOI":"10.1109\/TC.1978.1675145","volume":"C\u201327","author":"MD Beaudry","year":"1978","unstructured":"Beaudry, M.D.: Performance-related reliability measures for computing systems. IEEE Trans. Comput. C\u201327(6), 540\u2013547 (1978)","journal-title":"IEEE Trans. Comput."},{"issue":"5","key":"5_CR4","doi-asserted-by":"publisher","first-page":"517","DOI":"10.1109\/T-C.1975.224255","volume":"24","author":"BR Borgerson","year":"1975","unstructured":"Borgerson, B.R., Freitas, R.F.: A reliability model for gracefully degrading and standby-sparing systems. IEEE Trans. Comput. 24(5), 517\u2013525 (1975)","journal-title":"IEEE Trans. Comput."},{"key":"5_CR5","unstructured":"Salazar, A., Carmichael, C., Caffrey, M.: Correcting single-event upsets through virtex partial configuration (XAPP216 v1.0), Xilinx corporation (2010)"},{"key":"5_CR6","unstructured":"Carmichael, C.: Triple module redundancy design techniques for virtex FPGAs (XAPP197 v1.0.1), Xilinx corporation (2006)"},{"key":"5_CR7","unstructured":"Chapman, K.: Virtex-5 SEU critical bit information: extending the capability of the virtex-5 SEU controller, Xilinx corporation (2010)"},{"key":"5_CR8","doi-asserted-by":"publisher","first-page":"244","DOI":"10.1145\/5397.5399","volume":"8","author":"EM Clarke","year":"1986","unstructured":"Clarke, E.M., Emerson, E.A., Sistla, A.P.: Automatic verification of finite-state concurrent systems using temporal logic specifications. ACM Trans. Program. Lang. Syst. 8, 244\u2013263 (1986)","journal-title":"ACM Trans. Program. Lang. Syst."},{"key":"5_CR9","doi-asserted-by":"publisher","first-page":"147","DOI":"10.1007\/978-1-4020-8588-8_9","volume-title":"High-Level Synthesis","author":"P Coussy","year":"2008","unstructured":"Coussy, P., Chavet, C., Bomel, P., Heller, D., Senn, E., Martin, E.: GAUT: a high-level synthesis tool for dsp applications. In: Coussy, P., Morawiec, A. (eds.) High-Level Synthesis, pp. 147\u2013169. Springer, Netherlands (2008)"},{"key":"5_CR10","unstructured":"Aigner, G., et al.: The SUIF program representation. http:\/\/suif.stanford.edu\/suif\/suif2\/index.html, January 2010"},{"key":"5_CR11","doi-asserted-by":"crossref","unstructured":"Heiner, J., Sellers, B., Wirthlin, M., Kalb, J.: FPGA partial reconfiguration via configuration scrubbing. In: International Conference on Field Programmable Logic and Applications 2009, FPL 2009, pp. 99\u2013104 (2009)","DOI":"10.1109\/FPL.2009.5272543"},{"key":"5_CR12","doi-asserted-by":"crossref","unstructured":"Hong, I., Potkonjak, M., Karri, R.: Heterogeneous BISR-approach using system level synthesis flexibility. In: Proceedings of the Asia and South Pacific Design Automation Conference 1998, ASP-DAC \u201998, pp. 289\u2013294 (1998)","DOI":"10.1109\/ASPDAC.1998.669470"},{"key":"5_CR13","unstructured":"Hu, C., Zain, S.: NSEU mitigation in avionics applications (XAPP1073 (v1.0) 17 May 2010), October 2011"},{"key":"5_CR14","doi-asserted-by":"crossref","unstructured":"Huslende, R.: A combined evaluation of performance and reliability for degradable systems. In: Proceedings of the 1981 ACM SIGMETRICS Conference on Measurement and Modeling of Computer Systems, pp. 157\u2013164. ACM (1981)","DOI":"10.1145\/1010629.805486"},{"key":"5_CR15","unstructured":"ISOGraph. http:\/\/www.isograph-software.com"},{"key":"5_CR16","doi-asserted-by":"crossref","unstructured":"Karri, R., Orailoglu, A.: High-level synthesis of fault-secure microarchitectures. In: 30th Conference on Design Automation 1993, pp. 429\u2013433 (1993)","DOI":"10.1145\/157485.164963"},{"issue":"11","key":"5_CR17","doi-asserted-by":"publisher","first-page":"940","DOI":"10.1109\/TC.1986.1676696","volume":"C\u201335","author":"KM Kavi","year":"1986","unstructured":"Kavi, K.M., Buckles, B.P., Narayan Bhat, U.: A formal definition of data flow graph models. IEEE Trans. Comput. C\u201335(11), 940\u2013948 (1986)","journal-title":"IEEE Trans. Comput."},{"key":"5_CR18","doi-asserted-by":"crossref","unstructured":"Kenterlis, P., Kranitis, N., Paschalis, A.M., Gizopoulos, D., Psarakis, M.: A low-cost SEU fault emulation platform for SRAM-based FPGAs. In: IOLTS, pp. 235\u2013241 (2006)","DOI":"10.1109\/IOLTS.2006.5"},{"key":"5_CR19","doi-asserted-by":"crossref","unstructured":"Kumar, V.V., Verma, R., Lach, J., Bechta Dugan, J.: A markov reward model for reliable synchronous dataflow system design. In: 2004 International Conference on Dependable Systems and Networks, pp. 817\u2013825 (2004)","DOI":"10.1109\/DSN.2004.1311952"},{"key":"5_CR20","unstructured":"Kumar, V.V., Lach, J.: IC modeling for yield-aware design with variable defect rates. In: Proceedings of the Annual Reliability and Maintainability Symposium, 2005, pp. 489\u2013495 (2005)"},{"key":"5_CR21","unstructured":"Lesea, A.: Continuing experiments of atmospheric neutron effects on deep submicron integrated circuits (WP286 v1.1), October 2011"},{"issue":"1","key":"5_CR22","doi-asserted-by":"publisher","first-page":"87","DOI":"10.1007\/s10836-013-5351-6","volume":"29","author":"W Mansour","year":"2013","unstructured":"Mansour, W., Velazco, R.: SEU fault-injection in VHDL-based processors: a case study. J. Electron. Test. 29(1), 87\u201394 (2013)","journal-title":"J. Electron. Test."},{"issue":"6","key":"5_CR23","doi-asserted-by":"publisher","first-page":"661","DOI":"10.1109\/43.31522","volume":"8","author":"PG Paulin","year":"1989","unstructured":"Paulin, P.G., Knight, J.P.: Force-directed scheduling for the behavioral synthesis of asics. IEEE Trans. Comput. Aided Des. Integr. Circuits Syst. 8(6), 661\u2013679 (1989)","journal-title":"IEEE Trans. Comput. Aided Des. Integr. Circuits Syst."},{"key":"5_CR24","unstructured":"PRISM. http:\/\/www.prismmodelchecker.org"},{"issue":"1","key":"5_CR25","doi-asserted-by":"publisher","first-page":"114","DOI":"10.1109\/24.52622","volume":"39","author":"AM Saleh","year":"1990","unstructured":"Saleh, A.M., Serrano, J.J., Patel, J.H.: Reliability of scrubbing recovery-techniques for memory systems. IEEE Trans. Reliab. 39(1), 114\u2013122 (1990)","journal-title":"IEEE Trans. Reliab."},{"issue":"4","key":"5_CR26","doi-asserted-by":"publisher","first-page":"406","DOI":"10.1109\/12.2184","volume":"37","author":"RM Smith","year":"1988","unstructured":"Smith, R.M., Trivedi, K.S., Ramesh, A.V.: Performability analysis: measures, an algorithm, and a case study. IEEE Trans. Comput. 37(4), 406\u2013417 (1988)","journal-title":"IEEE Trans. Comput."},{"key":"5_CR27","volume-title":"Introduction to the Numerical Solution of Markov Chains","author":"WJ Stewart","year":"1994","unstructured":"Stewart, W.J.: Introduction to the Numerical Solution of Markov Chains. Princeton University Press, Princeton (1994)"},{"issue":"4","key":"5_CR28","doi-asserted-by":"publisher","first-page":"457","DOI":"10.1007\/s10836-013-5393-9","volume":"29","author":"C Thibeault","year":"2013","unstructured":"Thibeault, C., Hariri, Y., Hasan, S.R., Hobeika, C., Savaria, Y., Audet, Y., Tazi, F.Z.: A library-based early soft error sensitivity analysis technique for SRAM-based FPGA design. J. Electron. Test. 29(4), 457\u2013471 (2013)","journal-title":"J. Electron. Test."},{"key":"5_CR29","unstructured":"Tosun, S., Mansouri, N., Arvas, E., Xie, Y.: Reliability-centric high-level synthesis. In: Proceedings of DATE (2005)"},{"key":"5_CR30","unstructured":"Device reliability report: Second quarter (UG116 v9.1), Xilinx corporation (2012)"}],"container-title":["Communications in Computer and Information Science","Formal Techniques for Safety-Critical Systems"],"original-title":[],"language":"en","link":[{"URL":"https:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-05416-2_5","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T08:47:00Z","timestamp":1746175620000},"score":1,"resource":{"primary":{"URL":"https:\/\/link.springer.com\/10.1007\/978-3-319-05416-2_5"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319054155","9783319054162"],"references-count":30,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-05416-2_5","relation":{},"ISSN":["1865-0929","1865-0937"],"issn-type":[{"type":"print","value":"1865-0929"},{"type":"electronic","value":"1865-0937"}],"subject":[],"published":{"date-parts":[[2014]]},"assertion":[{"value":"6 April 2014","order":1,"name":"first_online","label":"First Online","group":{"name":"ChapterHistory","label":"Chapter History"}}]}}