{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T10:26:57Z","timestamp":1725791217860},"publisher-location":"Cham","reference-count":8,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319059594"},{"type":"electronic","value":"9783319059600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-05960-0_18","type":"book-chapter","created":{"date-parts":[[2014,4,9]],"date-time":"2014-04-09T03:47:35Z","timestamp":1397015255000},"page":"197-204","source":"Crossref","is-referenced-by-count":2,"title":["A Synthesizable Multicore Platform for Microwave Imaging"],"prefix":"10.1007","author":[{"given":"Pascal","family":"Schleuniger","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Sven","family":"Karlsson","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"key":"18_CR1","doi-asserted-by":"crossref","unstructured":"Janarthanan, A., Swaminathan, V., Tomko, K.: MoCReS: An Area-Efficient Multi-Clock On-Chip Network for Reconfigurable Systems. In: IEEE Computer Society Annual Symposium on VLSI, ISVLSI 2007 (2007)","DOI":"10.1109\/ISVLSI.2007.67"},{"key":"18_CR2","doi-asserted-by":"crossref","unstructured":"Lebedev, I., Shaoyi, C., Doupnik, A., Martin, J., Fletcher, C., Burke, D., Mingjie, L., Wawrzynek, J.: MARC: A many-core approach to reconfigurable computing. In: Conference on Reconfigurable Computing and FPGAs, ReConFig (2010)","DOI":"10.1109\/ReConFig.2010.49"},{"key":"18_CR3","doi-asserted-by":"crossref","unstructured":"Lu, Y., McCanny, J., Sezer, S.: Generic Low-Latency NoC Router Architecture for FPGA Computing Systems. In: Conference on Field Programmable Logic and Applications, FPL 2011 (2011)","DOI":"10.1109\/FPL.2011.25"},{"key":"18_CR4","doi-asserted-by":"crossref","unstructured":"Papakonstantinou, A., Liang, Y., Stratton, J., Gururaj, K., Chen, D., Hwu, W.: Multilevel granularity parallelism synthesis on FPGA. In: Symposium on Field-Programmable Custom Computing Machines FCCM (2011)","DOI":"10.1109\/FCCM.2011.29"},{"key":"18_CR5","doi-asserted-by":"crossref","unstructured":"Roca, A., Flich, J., Dimitrakopoulos, G.: DESA: Distributed elastic switch architecture for efficient networks-on-fpgas. In: Conference on Field Programmable Logic and Applications, FPL (2012)","DOI":"10.1109\/FPL.2012.6339135"},{"key":"18_CR6","doi-asserted-by":"crossref","unstructured":"Schleuniger, P., Kusk, A., Dall, J., Karlsson, S.: Synthetic aperture radar data processing on an fpga multi-core system. In: Conference on Architecture of Computing Systems ARCS (2013)","DOI":"10.1007\/978-3-642-36424-2_7"},{"key":"18_CR7","doi-asserted-by":"crossref","unstructured":"Schleuniger, P., McKee, S.A., Karlsson, S.: Design principles for synthesizable processor cores. In: Conference on Architecture of Computing Systems ARCS (2012)","DOI":"10.1007\/978-3-642-28293-5_10"},{"key":"18_CR8","doi-asserted-by":"crossref","unstructured":"Sethuraman, B., Bhattacharya, P., Khan, J., Vemuri, R.: LiPaR: A light-weight parallel router for FPGA-based networks-on-chip. In: Great Lakes Symposium on VLSI, GLSVLSI (2005)","DOI":"10.1145\/1057661.1057769"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-05960-0_18","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,26]],"date-time":"2019-05-26T15:16:44Z","timestamp":1558883804000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-05960-0_18"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319059594","9783319059600"],"references-count":8,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-05960-0_18","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}