{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,3]],"date-time":"2025-05-03T04:03:29Z","timestamp":1746245009711,"version":"3.40.4"},"publisher-location":"Cham","reference-count":10,"publisher":"Springer International Publishing","isbn-type":[{"type":"print","value":"9783319059594"},{"type":"electronic","value":"9783319059600"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014]]},"DOI":"10.1007\/978-3-319-05960-0_23","type":"book-chapter","created":{"date-parts":[[2014,4,9]],"date-time":"2014-04-09T03:47:35Z","timestamp":1397015255000},"page":"233-239","source":"Crossref","is-referenced-by-count":1,"title":["Efficient Buffer Design and Implementation for Wormhole Routers on FPGAs"],"prefix":"10.1007","author":[{"given":"Taimour","family":"Wehbe","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaofang","family":"Wang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"297","reference":[{"issue":"3","key":"23_CR1","doi-asserted-by":"publisher","first-page":"374","DOI":"10.1145\/292469.292472","volume":"30","author":"P. Mohapatra","year":"1998","unstructured":"Mohapatra, P.: Wormhole routing techniques for directly connected multicomputer systems. ACM Computing Surveys\u00a030(3), 374\u2013410 (1998)","journal-title":"ACM Computing Surveys"},{"key":"23_CR2","doi-asserted-by":"crossref","unstructured":"Dally, W., Towles, B.: Route packets, not wires: on-chip interconnection networks. In: Proc. ACM\/EDAC\/IEEE Design Automation Conference (DAC), pp. 684\u2013689 (2001)","DOI":"10.1145\/378239.379048"},{"key":"23_CR3","unstructured":"Wang, H., Peh, L.-S., Malik, S.: Power-driven design of router microarchitectures in on-chip networks. In: Proc. Annual IEEE\/ACM Int\u2019l Symp. Microarchitecture (MICRO), pp. 105\u2013116 (2003)"},{"key":"23_CR4","doi-asserted-by":"crossref","unstructured":"Tran, A., Baas, B.: DLABS: A dual-lane buffer-sharing router architecture for networks on chip. In: Proc. IEEE Workshop on Signal Processing Systems (SIPS), pp. 327\u2013332 (2010)","DOI":"10.1109\/SIPS.2010.5624812"},{"key":"23_CR5","doi-asserted-by":"crossref","unstructured":"Wang, X., Bandi, L.: X-Network: An area-efficient and high-performance on-chip wormhole-switching network. In: Proc. IEEE Int\u2019l Conf. High Performance Computing and Communications (HPCC), pp. 362\u2013368 (2010)","DOI":"10.1109\/HPCC.2010.110"},{"key":"23_CR6","doi-asserted-by":"crossref","unstructured":"Papamichael, M.K., Hoe, J.C.: Connect: Re-examining conventional wisdom for designing NoCs in the context of FPGAs. In: Proc. ACM\/SIGDA Int\u2019l Symp. Field Programmable Gate Arrays (FPGA), pp. 37\u201346 (2012)","DOI":"10.1145\/2145694.2145703"},{"key":"23_CR7","doi-asserted-by":"crossref","unstructured":"Nicopoulos, C.A., Park, D., Kim, J., Vijaykrishnan, N., Yousif, M.S., Das, C.R.: Vichar: A dynamic virtual channel regulator for network-on-chip routers. In: Proc. IEEE\/ACM Int. Symp. Microarchitecture (MICRO), pp. 333\u2013346 (2006)","DOI":"10.1109\/MICRO.2006.50"},{"key":"23_CR8","doi-asserted-by":"crossref","unstructured":"Wang, L., Zhang, J., Yang, X., Wen, D.: Router with centralized buffer for network-on-chip. In: Proc. ACM Great Lakes Symp. VLSI, pp. 469\u2013474 (2009)","DOI":"10.1145\/1531542.1531649"},{"key":"23_CR9","doi-asserted-by":"crossref","unstructured":"Kwa, J., Aamodt, T.: Small virtual channel routers on FPGAs through Block RAM sharing. In: Proc. Int\u2019l Conf. Field-Programmable Technology (FPT), pp. 71\u201379 (2012)","DOI":"10.1109\/FPT.2012.6412115"},{"key":"23_CR10","doi-asserted-by":"crossref","unstructured":"Mishra, A., Vijaykrishnan, N., Das, C.: A case for heterogeneous on-chip interconnects for cmps. In: Proc. Annual Int\u2019l Symp. Computer Architecture (ISCA), pp. 389\u2013399 (2011)","DOI":"10.1145\/2024723.2000111"}],"container-title":["Lecture Notes in Computer Science","Reconfigurable Computing: Architectures, Tools, and Applications"],"original-title":[],"link":[{"URL":"http:\/\/link.springer.com\/content\/pdf\/10.1007\/978-3-319-05960-0_23","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T09:25:22Z","timestamp":1746177922000},"score":1,"resource":{"primary":{"URL":"http:\/\/link.springer.com\/10.1007\/978-3-319-05960-0_23"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014]]},"ISBN":["9783319059594","9783319059600"],"references-count":10,"URL":"https:\/\/doi.org\/10.1007\/978-3-319-05960-0_23","relation":{},"ISSN":["0302-9743","1611-3349"],"issn-type":[{"type":"print","value":"0302-9743"},{"type":"electronic","value":"1611-3349"}],"subject":[],"published":{"date-parts":[[2014]]}}}